1 /* 2 * SH7722 Setup 3 * 4 * Copyright (C) 2006 - 2007 Paul Mundt 5 * 6 * This file is subject to the terms and conditions of the GNU General Public 7 * License. See the file "COPYING" in the main directory of this archive 8 * for more details. 9 */ 10 #include <linux/platform_device.h> 11 #include <linux/init.h> 12 #include <linux/serial.h> 13 #include <linux/serial_sci.h> 14 #include <linux/mm.h> 15 #include <asm/mmzone.h> 16 17 static struct resource usbf_resources[] = { 18 [0] = { 19 .name = "m66592_udc", 20 .start = 0x04480000, 21 .end = 0x044800FF, 22 .flags = IORESOURCE_MEM, 23 }, 24 [1] = { 25 .start = 65, 26 .end = 65, 27 .flags = IORESOURCE_IRQ, 28 }, 29 }; 30 31 static struct platform_device usbf_device = { 32 .name = "m66592_udc", 33 .id = -1, 34 .dev = { 35 .dma_mask = NULL, 36 .coherent_dma_mask = 0xffffffff, 37 }, 38 .num_resources = ARRAY_SIZE(usbf_resources), 39 .resource = usbf_resources, 40 }; 41 42 static struct resource iic_resources[] = { 43 [0] = { 44 .name = "IIC", 45 .start = 0x04470000, 46 .end = 0x04470017, 47 .flags = IORESOURCE_MEM, 48 }, 49 [1] = { 50 .start = 96, 51 .end = 99, 52 .flags = IORESOURCE_IRQ, 53 }, 54 }; 55 56 static struct platform_device iic_device = { 57 .name = "i2c-sh_mobile", 58 .num_resources = ARRAY_SIZE(iic_resources), 59 .resource = iic_resources, 60 }; 61 62 static struct plat_sci_port sci_platform_data[] = { 63 { 64 .mapbase = 0xffe00000, 65 .flags = UPF_BOOT_AUTOCONF, 66 .type = PORT_SCIF, 67 .irqs = { 80, 80, 80, 80 }, 68 }, 69 { 70 .mapbase = 0xffe10000, 71 .flags = UPF_BOOT_AUTOCONF, 72 .type = PORT_SCIF, 73 .irqs = { 81, 81, 81, 81 }, 74 }, 75 { 76 .mapbase = 0xffe20000, 77 .flags = UPF_BOOT_AUTOCONF, 78 .type = PORT_SCIF, 79 .irqs = { 82, 82, 82, 82 }, 80 }, 81 { 82 .flags = 0, 83 } 84 }; 85 86 static struct platform_device sci_device = { 87 .name = "sh-sci", 88 .id = -1, 89 .dev = { 90 .platform_data = sci_platform_data, 91 }, 92 }; 93 94 static struct platform_device *sh7722_devices[] __initdata = { 95 &usbf_device, 96 &iic_device, 97 &sci_device, 98 }; 99 100 static int __init sh7722_devices_setup(void) 101 { 102 return platform_add_devices(sh7722_devices, 103 ARRAY_SIZE(sh7722_devices)); 104 } 105 __initcall(sh7722_devices_setup); 106 107 enum { 108 UNUSED=0, 109 110 /* interrupt sources */ 111 IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7, 112 HUDI, 113 SIM_ERI, SIM_RXI, SIM_TXI, SIM_TEI, 114 RTC_ATI, RTC_PRI, RTC_CUI, 115 DMAC0, DMAC1, DMAC2, DMAC3, 116 VIO_CEUI, VIO_BEUI, VIO_VEUI, VOU, 117 VPU, TPU, 118 USB_USBI0, USB_USBI1, 119 DMAC4, DMAC5, DMAC_DADERR, 120 KEYSC, 121 SCIF0, SCIF1, SCIF2, SIOF0, SIOF1, SIO, 122 FLCTL_FLSTEI, FLCTL_FLENDI, FLCTL_FLTREQ0I, FLCTL_FLTREQ1I, 123 I2C_ALI, I2C_TACKI, I2C_WAITI, I2C_DTEI, 124 SDHI0, SDHI1, SDHI2, SDHI3, 125 CMT, TSIF, SIU, TWODG, 126 TMU0, TMU1, TMU2, 127 IRDA, JPU, LCDC, 128 129 /* interrupt groups */ 130 131 SIM, RTC, DMAC0123, VIOVOU, USB, DMAC45, FLCTL, I2C, SDHI, 132 }; 133 134 static struct intc_vect vectors[] __initdata = { 135 INTC_VECT(IRQ0, 0x600), INTC_VECT(IRQ1, 0x620), 136 INTC_VECT(IRQ2, 0x640), INTC_VECT(IRQ3, 0x660), 137 INTC_VECT(IRQ4, 0x680), INTC_VECT(IRQ5, 0x6a0), 138 INTC_VECT(IRQ6, 0x6c0), INTC_VECT(IRQ7, 0x6e0), 139 INTC_VECT(SIM_ERI, 0x700), INTC_VECT(SIM_RXI, 0x720), 140 INTC_VECT(SIM_TXI, 0x740), INTC_VECT(SIM_TEI, 0x760), 141 INTC_VECT(RTC_ATI, 0x780), INTC_VECT(RTC_PRI, 0x7a0), 142 INTC_VECT(RTC_CUI, 0x7c0), 143 INTC_VECT(DMAC0, 0x800), INTC_VECT(DMAC1, 0x820), 144 INTC_VECT(DMAC2, 0x840), INTC_VECT(DMAC3, 0x860), 145 INTC_VECT(VIO_CEUI, 0x880), INTC_VECT(VIO_BEUI, 0x8a0), 146 INTC_VECT(VIO_VEUI, 0x8c0), INTC_VECT(VOU, 0x8e0), 147 INTC_VECT(VPU, 0x980), INTC_VECT(TPU, 0x9a0), 148 INTC_VECT(USB_USBI0, 0xa20), INTC_VECT(USB_USBI1, 0xa40), 149 INTC_VECT(DMAC4, 0xb80), INTC_VECT(DMAC5, 0xba0), 150 INTC_VECT(DMAC_DADERR, 0xbc0), INTC_VECT(KEYSC, 0xbe0), 151 INTC_VECT(SCIF0, 0xc00), INTC_VECT(SCIF1, 0xc20), 152 INTC_VECT(SCIF2, 0xc40), INTC_VECT(SIOF0, 0xc80), 153 INTC_VECT(SIOF1, 0xca0), INTC_VECT(SIO, 0xd00), 154 INTC_VECT(FLCTL_FLSTEI, 0xd80), INTC_VECT(FLCTL_FLENDI, 0xda0), 155 INTC_VECT(FLCTL_FLTREQ0I, 0xdc0), INTC_VECT(FLCTL_FLTREQ1I, 0xde0), 156 INTC_VECT(I2C_ALI, 0xe00), INTC_VECT(I2C_TACKI, 0xe20), 157 INTC_VECT(I2C_WAITI, 0xe40), INTC_VECT(I2C_DTEI, 0xe60), 158 INTC_VECT(SDHI0, 0xe80), INTC_VECT(SDHI1, 0xea0), 159 INTC_VECT(SDHI2, 0xec0), INTC_VECT(SDHI3, 0xee0), 160 INTC_VECT(CMT, 0xf00), INTC_VECT(TSIF, 0xf20), 161 INTC_VECT(SIU, 0xf80), INTC_VECT(TWODG, 0xfa0), 162 INTC_VECT(TMU0, 0x400), INTC_VECT(TMU1, 0x420), 163 INTC_VECT(TMU2, 0x440), INTC_VECT(IRDA, 0x480), 164 INTC_VECT(JPU, 0x560), INTC_VECT(LCDC, 0x580), 165 }; 166 167 static struct intc_group groups[] __initdata = { 168 INTC_GROUP(SIM, SIM_ERI, SIM_RXI, SIM_TXI, SIM_TEI), 169 INTC_GROUP(RTC, RTC_ATI, RTC_PRI, RTC_CUI), 170 INTC_GROUP(DMAC0123, DMAC0, DMAC1, DMAC2, DMAC3), 171 INTC_GROUP(VIOVOU, VIO_CEUI, VIO_BEUI, VIO_VEUI, VOU), 172 INTC_GROUP(USB, USB_USBI0, USB_USBI1), 173 INTC_GROUP(DMAC45, DMAC4, DMAC5, DMAC_DADERR), 174 INTC_GROUP(FLCTL, FLCTL_FLSTEI, FLCTL_FLENDI, 175 FLCTL_FLTREQ0I, FLCTL_FLTREQ1I), 176 INTC_GROUP(I2C, I2C_ALI, I2C_TACKI, I2C_WAITI, I2C_DTEI), 177 INTC_GROUP(SDHI, SDHI0, SDHI1, SDHI2, SDHI3), 178 }; 179 180 static struct intc_mask_reg mask_registers[] __initdata = { 181 { 0xa4080080, 0xa40800c0, 8, /* IMR0 / IMCR0 */ 182 { } }, 183 { 0xa4080084, 0xa40800c4, 8, /* IMR1 / IMCR1 */ 184 { VOU, VIO_VEUI, VIO_BEUI, VIO_CEUI, DMAC3, DMAC2, DMAC1, DMAC0 } }, 185 { 0xa4080088, 0xa40800c8, 8, /* IMR2 / IMCR2 */ 186 { 0, 0, 0, VPU, } }, 187 { 0xa408008c, 0xa40800cc, 8, /* IMR3 / IMCR3 */ 188 { SIM_TEI, SIM_TXI, SIM_RXI, SIM_ERI, 0, 0, 0, IRDA } }, 189 { 0xa4080090, 0xa40800d0, 8, /* IMR4 / IMCR4 */ 190 { 0, TMU2, TMU1, TMU0, JPU, 0, 0, LCDC } }, 191 { 0xa4080094, 0xa40800d4, 8, /* IMR5 / IMCR5 */ 192 { KEYSC, DMAC_DADERR, DMAC5, DMAC4, 0, SCIF2, SCIF1, SCIF0 } }, 193 { 0xa4080098, 0xa40800d8, 8, /* IMR6 / IMCR6 */ 194 { 0, 0, 0, SIO, 0, 0, SIOF1, SIOF0 } }, 195 { 0xa408009c, 0xa40800dc, 8, /* IMR7 / IMCR7 */ 196 { I2C_DTEI, I2C_WAITI, I2C_TACKI, I2C_ALI, 197 FLCTL_FLTREQ1I, FLCTL_FLTREQ0I, FLCTL_FLENDI, FLCTL_FLSTEI } }, 198 { 0xa40800a0, 0xa40800e0, 8, /* IMR8 / IMCR8 */ 199 { SDHI3, SDHI2, SDHI1, SDHI0, 0, 0, TWODG, SIU } }, 200 { 0xa40800a4, 0xa40800e4, 8, /* IMR9 / IMCR9 */ 201 { 0, 0, 0, CMT, 0, USB_USBI1, USB_USBI0, } }, 202 { 0xa40800a8, 0xa40800e8, 8, /* IMR10 / IMCR10 */ 203 { } }, 204 { 0xa40800ac, 0xa40800ec, 8, /* IMR11 / IMCR11 */ 205 { 0, RTC_CUI, RTC_PRI, RTC_ATI, 0, TPU, 0, TSIF } }, 206 { 0xa4140044, 0xa4140064, 8, /* INTMSK00 / INTMSKCLR00 */ 207 { IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } }, 208 }; 209 210 static struct intc_prio_reg prio_registers[] __initdata = { 211 { 0xa4080000, 0, 16, 4, /* IPRA */ { TMU0, TMU1, TMU2, IRDA } }, 212 { 0xa4080004, 0, 16, 4, /* IPRB */ { JPU, LCDC, SIM } }, 213 { 0xa4080008, 0, 16, 4, /* IPRC */ { } }, 214 { 0xa408000c, 0, 16, 4, /* IPRD */ { } }, 215 { 0xa4080010, 0, 16, 4, /* IPRE */ { DMAC0123, VIOVOU, 0, VPU } }, 216 { 0xa4080014, 0, 16, 4, /* IPRF */ { KEYSC, DMAC45, USB, CMT } }, 217 { 0xa4080018, 0, 16, 4, /* IPRG */ { SCIF0, SCIF1, SCIF2 } }, 218 { 0xa408001c, 0, 16, 4, /* IPRH */ { SIOF0, SIOF1, FLCTL, I2C } }, 219 { 0xa4080020, 0, 16, 4, /* IPRI */ { SIO, 0, TSIF, RTC } }, 220 { 0xa4080024, 0, 16, 4, /* IPRJ */ { 0, 0, SIU } }, 221 { 0xa4080028, 0, 16, 4, /* IPRK */ { 0, 0, 0, SDHI } }, 222 { 0xa408002c, 0, 16, 4, /* IPRL */ { TWODG, 0, TPU } }, 223 { 0xa4140010, 0, 32, 4, /* INTPRI00 */ 224 { IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } }, 225 }; 226 227 static struct intc_sense_reg sense_registers[] __initdata = { 228 { 0xa414001c, 16, 2, /* ICR1 */ 229 { IRQ0, IRQ1, IRQ2, IRQ3, IRQ4, IRQ5, IRQ6, IRQ7 } }, 230 }; 231 232 static DECLARE_INTC_DESC(intc_desc, "sh7722", vectors, groups, 233 mask_registers, prio_registers, sense_registers); 234 235 void __init plat_irq_setup(void) 236 { 237 register_intc_controller(&intc_desc); 238 } 239 240 void __init plat_mem_setup(void) 241 { 242 /* Register the URAM space as Node 1 */ 243 setup_bootmem_node(1, 0x055f0000, 0x05610000); 244 } 245