1 /* 2 * MPC85xx/86xx PCI Express structure define 3 * 4 * Copyright 2007,2011 Freescale Semiconductor, Inc 5 * 6 * This program is free software; you can redistribute it and/or modify it 7 * under the terms of the GNU General Public License as published by the 8 * Free Software Foundation; either version 2 of the License, or (at your 9 * option) any later version. 10 * 11 */ 12 13 #ifdef __KERNEL__ 14 #ifndef __POWERPC_FSL_PCI_H 15 #define __POWERPC_FSL_PCI_H 16 17 struct platform_device; 18 19 20 /* FSL PCI controller BRR1 register */ 21 #define PCI_FSL_BRR1 0xbf8 22 #define PCI_FSL_BRR1_VER 0xffff 23 24 #define PCIE_LTSSM 0x0404 /* PCIE Link Training and Status */ 25 #define PCIE_LTSSM_L0 0x16 /* L0 state */ 26 #define PCIE_IP_REV_2_2 0x02080202 /* PCIE IP block version Rev2.2 */ 27 #define PCIE_IP_REV_3_0 0x02080300 /* PCIE IP block version Rev3.0 */ 28 #define PIWAR_EN 0x80000000 /* Enable */ 29 #define PIWAR_PF 0x20000000 /* prefetch */ 30 #define PIWAR_TGI_LOCAL 0x00f00000 /* target - local memory */ 31 #define PIWAR_READ_SNOOP 0x00050000 32 #define PIWAR_WRITE_SNOOP 0x00005000 33 #define PIWAR_SZ_MASK 0x0000003f 34 35 /* PCI/PCI Express outbound window reg */ 36 struct pci_outbound_window_regs { 37 __be32 potar; /* 0x.0 - Outbound translation address register */ 38 __be32 potear; /* 0x.4 - Outbound translation extended address register */ 39 __be32 powbar; /* 0x.8 - Outbound window base address register */ 40 u8 res1[4]; 41 __be32 powar; /* 0x.10 - Outbound window attributes register */ 42 u8 res2[12]; 43 }; 44 45 /* PCI/PCI Express inbound window reg */ 46 struct pci_inbound_window_regs { 47 __be32 pitar; /* 0x.0 - Inbound translation address register */ 48 u8 res1[4]; 49 __be32 piwbar; /* 0x.8 - Inbound window base address register */ 50 __be32 piwbear; /* 0x.c - Inbound window base extended address register */ 51 __be32 piwar; /* 0x.10 - Inbound window attributes register */ 52 u8 res2[12]; 53 }; 54 55 /* PCI/PCI Express IO block registers for 85xx/86xx */ 56 struct ccsr_pci { 57 __be32 config_addr; /* 0x.000 - PCI/PCIE Configuration Address Register */ 58 __be32 config_data; /* 0x.004 - PCI/PCIE Configuration Data Register */ 59 __be32 int_ack; /* 0x.008 - PCI Interrupt Acknowledge Register */ 60 __be32 pex_otb_cpl_tor; /* 0x.00c - PCIE Outbound completion timeout register */ 61 __be32 pex_conf_tor; /* 0x.010 - PCIE configuration timeout register */ 62 __be32 pex_config; /* 0x.014 - PCIE CONFIG Register */ 63 __be32 pex_int_status; /* 0x.018 - PCIE interrupt status */ 64 u8 res2[4]; 65 __be32 pex_pme_mes_dr; /* 0x.020 - PCIE PME and message detect register */ 66 __be32 pex_pme_mes_disr; /* 0x.024 - PCIE PME and message disable register */ 67 __be32 pex_pme_mes_ier; /* 0x.028 - PCIE PME and message interrupt enable register */ 68 __be32 pex_pmcr; /* 0x.02c - PCIE power management command register */ 69 u8 res3[3016]; 70 __be32 block_rev1; /* 0x.bf8 - PCIE Block Revision register 1 */ 71 __be32 block_rev2; /* 0x.bfc - PCIE Block Revision register 2 */ 72 73 /* PCI/PCI Express outbound window 0-4 74 * Window 0 is the default window and is the only window enabled upon reset. 75 * The default outbound register set is used when a transaction misses 76 * in all of the other outbound windows. 77 */ 78 struct pci_outbound_window_regs pow[5]; 79 u8 res14[96]; 80 struct pci_inbound_window_regs pmit; /* 0xd00 - 0xd9c Inbound MSI */ 81 u8 res6[96]; 82 /* PCI/PCI Express inbound window 3-0 83 * inbound window 1 supports only a 32-bit base address and does not 84 * define an inbound window base extended address register. 85 */ 86 struct pci_inbound_window_regs piw[4]; 87 88 __be32 pex_err_dr; /* 0x.e00 - PCI/PCIE error detect register */ 89 u8 res21[4]; 90 __be32 pex_err_en; /* 0x.e08 - PCI/PCIE error interrupt enable register */ 91 u8 res22[4]; 92 __be32 pex_err_disr; /* 0x.e10 - PCI/PCIE error disable register */ 93 u8 res23[12]; 94 __be32 pex_err_cap_stat; /* 0x.e20 - PCI/PCIE error capture status register */ 95 u8 res24[4]; 96 __be32 pex_err_cap_r0; /* 0x.e28 - PCIE error capture register 0 */ 97 __be32 pex_err_cap_r1; /* 0x.e2c - PCIE error capture register 0 */ 98 __be32 pex_err_cap_r2; /* 0x.e30 - PCIE error capture register 0 */ 99 __be32 pex_err_cap_r3; /* 0x.e34 - PCIE error capture register 0 */ 100 u8 res_e38[200]; 101 __be32 pdb_stat; /* 0x.f00 - PCIE Debug Status */ 102 u8 res_f04[16]; 103 __be32 pex_csr0; /* 0x.f14 - PEX Control/Status register 0*/ 104 #define PEX_CSR0_LTSSM_MASK 0xFC 105 #define PEX_CSR0_LTSSM_SHIFT 2 106 #define PEX_CSR0_LTSSM_L0 0x11 107 __be32 pex_csr1; /* 0x.f18 - PEX Control/Status register 1*/ 108 u8 res_f1c[228]; 109 110 }; 111 112 extern int fsl_add_bridge(struct platform_device *pdev, int is_primary); 113 extern void fsl_pcibios_fixup_bus(struct pci_bus *bus); 114 extern int mpc83xx_add_bridge(struct device_node *dev); 115 u64 fsl_pci_immrbar_base(struct pci_controller *hose); 116 117 extern struct device_node *fsl_pci_primary; 118 119 #ifdef CONFIG_PCI 120 void fsl_pci_assign_primary(void); 121 #else 122 static inline void fsl_pci_assign_primary(void) {} 123 #endif 124 125 #ifdef CONFIG_EDAC_MPC85XX 126 int mpc85xx_pci_err_probe(struct platform_device *op); 127 #else 128 static inline int mpc85xx_pci_err_probe(struct platform_device *op) 129 { 130 return -ENOTSUPP; 131 } 132 #endif 133 134 #ifdef CONFIG_FSL_PCI 135 extern int fsl_pci_mcheck_exception(struct pt_regs *); 136 #else 137 static inline int fsl_pci_mcheck_exception(struct pt_regs *regs) {return 0; } 138 #endif 139 140 #endif /* __POWERPC_FSL_PCI_H */ 141 #endif /* __KERNEL__ */ 142