1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 2 #ifndef __ASM_POWERPC_PCI_H 3 #define __ASM_POWERPC_PCI_H 4 #ifdef __KERNEL__ 5 6 /* 7 */ 8 9 #include <linux/types.h> 10 #include <linux/slab.h> 11 #include <linux/string.h> 12 #include <linux/dma-mapping.h> 13 #include <linux/scatterlist.h> 14 15 #include <asm/machdep.h> 16 #include <asm/io.h> 17 #include <asm/prom.h> 18 #include <asm/pci-bridge.h> 19 20 /* Return values for pci_controller_ops.probe_mode function */ 21 #define PCI_PROBE_NONE -1 /* Don't look at this bus at all */ 22 #define PCI_PROBE_NORMAL 0 /* Do normal PCI probing */ 23 #define PCI_PROBE_DEVTREE 1 /* Instantiate from device tree */ 24 25 #define PCIBIOS_MIN_IO 0x1000 26 #define PCIBIOS_MIN_MEM 0x10000000 27 28 /* Values for the `which' argument to sys_pciconfig_iobase syscall. */ 29 #define IOBASE_BRIDGE_NUMBER 0 30 #define IOBASE_MEMORY 1 31 #define IOBASE_IO 2 32 #define IOBASE_ISA_IO 3 33 #define IOBASE_ISA_MEM 4 34 35 /* 36 * Set this to 1 if you want the kernel to re-assign all PCI 37 * bus numbers (don't do that on ppc64 yet !) 38 */ 39 #define pcibios_assign_all_busses() \ 40 (pci_has_flag(PCI_REASSIGN_ALL_BUS)) 41 42 #define HAVE_ARCH_PCI_GET_LEGACY_IDE_IRQ 43 static inline int pci_get_legacy_ide_irq(struct pci_dev *dev, int channel) 44 { 45 if (ppc_md.pci_get_legacy_ide_irq) 46 return ppc_md.pci_get_legacy_ide_irq(dev, channel); 47 return channel ? 15 : 14; 48 } 49 50 #ifdef CONFIG_PCI 51 extern void set_pci_dma_ops(const struct dma_map_ops *dma_ops); 52 #else /* CONFIG_PCI */ 53 #define set_pci_dma_ops(d) 54 #endif 55 56 #ifdef CONFIG_PPC64 57 58 /* 59 * We want to avoid touching the cacheline size or MWI bit. 60 * pSeries firmware sets the cacheline size (which is not the cpu cacheline 61 * size in all cases) and hardware treats MWI the same as memory write. 62 */ 63 #define PCI_DISABLE_MWI 64 65 #endif /* CONFIG_PPC64 */ 66 67 extern int pci_domain_nr(struct pci_bus *bus); 68 69 /* Decide whether to display the domain number in /proc */ 70 extern int pci_proc_domain(struct pci_bus *bus); 71 72 struct vm_area_struct; 73 74 /* Tell PCI code what kind of PCI resource mappings we support */ 75 #define HAVE_PCI_MMAP 1 76 #define ARCH_GENERIC_PCI_MMAP_RESOURCE 1 77 #define arch_can_pci_mmap_io() 1 78 #define arch_can_pci_mmap_wc() 1 79 80 extern int pci_legacy_read(struct pci_bus *bus, loff_t port, u32 *val, 81 size_t count); 82 extern int pci_legacy_write(struct pci_bus *bus, loff_t port, u32 val, 83 size_t count); 84 extern int pci_mmap_legacy_page_range(struct pci_bus *bus, 85 struct vm_area_struct *vma, 86 enum pci_mmap_state mmap_state); 87 88 #define HAVE_PCI_LEGACY 1 89 90 extern void pcibios_claim_one_bus(struct pci_bus *b); 91 92 extern void pcibios_finish_adding_to_bus(struct pci_bus *bus); 93 94 extern void pcibios_resource_survey(void); 95 96 extern struct pci_controller *init_phb_dynamic(struct device_node *dn); 97 extern int remove_phb_dynamic(struct pci_controller *phb); 98 99 extern struct pci_dev *of_create_pci_dev(struct device_node *node, 100 struct pci_bus *bus, int devfn); 101 102 extern unsigned int pci_parse_of_flags(u32 addr0, int bridge); 103 104 extern void of_scan_pci_bridge(struct pci_dev *dev); 105 106 extern void of_scan_bus(struct device_node *node, struct pci_bus *bus); 107 extern void of_rescan_bus(struct device_node *node, struct pci_bus *bus); 108 109 struct file; 110 extern pgprot_t pci_phys_mem_access_prot(struct file *file, 111 unsigned long pfn, 112 unsigned long size, 113 pgprot_t prot); 114 115 #define HAVE_ARCH_PCI_RESOURCE_TO_USER 116 117 extern resource_size_t pcibios_io_space_offset(struct pci_controller *hose); 118 extern void pcibios_setup_bus_devices(struct pci_bus *bus); 119 extern void pcibios_setup_bus_self(struct pci_bus *bus); 120 extern void pcibios_setup_phb_io_space(struct pci_controller *hose); 121 extern void pcibios_scan_phb(struct pci_controller *hose); 122 123 #endif /* __KERNEL__ */ 124 125 extern struct pci_dev *pnv_pci_get_gpu_dev(struct pci_dev *npdev); 126 extern struct pci_dev *pnv_pci_get_npu_dev(struct pci_dev *gpdev, int index); 127 extern int pnv_npu2_init(struct pci_controller *hose); 128 extern int pnv_npu2_map_lpar_dev(struct pci_dev *gpdev, unsigned int lparid, 129 unsigned long msr); 130 extern int pnv_npu2_unmap_lpar_dev(struct pci_dev *gpdev); 131 132 #endif /* __ASM_POWERPC_PCI_H */ 133