xref: /openbmc/linux/arch/mips/include/asm/sibyte/bigsur.h (revision 384740dc49ea651ba350704d13ff6be9976e37fe)
1*384740dcSRalf Baechle /*
2*384740dcSRalf Baechle  * Copyright (C) 2000,2001,2002,2003,2004 Broadcom Corporation
3*384740dcSRalf Baechle  *
4*384740dcSRalf Baechle  * This program is free software; you can redistribute it and/or
5*384740dcSRalf Baechle  * modify it under the terms of the GNU General Public License
6*384740dcSRalf Baechle  * as published by the Free Software Foundation; either version 2
7*384740dcSRalf Baechle  * of the License, or (at your option) any later version.
8*384740dcSRalf Baechle  *
9*384740dcSRalf Baechle  * This program is distributed in the hope that it will be useful,
10*384740dcSRalf Baechle  * but WITHOUT ANY WARRANTY; without even the implied warranty of
11*384740dcSRalf Baechle  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12*384740dcSRalf Baechle  * GNU General Public License for more details.
13*384740dcSRalf Baechle  *
14*384740dcSRalf Baechle  * You should have received a copy of the GNU General Public License
15*384740dcSRalf Baechle  * along with this program; if not, write to the Free Software
16*384740dcSRalf Baechle  * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
17*384740dcSRalf Baechle  */
18*384740dcSRalf Baechle #ifndef __ASM_SIBYTE_BIGSUR_H
19*384740dcSRalf Baechle #define __ASM_SIBYTE_BIGSUR_H
20*384740dcSRalf Baechle 
21*384740dcSRalf Baechle #include <asm/sibyte/sb1250.h>
22*384740dcSRalf Baechle #include <asm/sibyte/bcm1480_int.h>
23*384740dcSRalf Baechle 
24*384740dcSRalf Baechle #ifdef CONFIG_SIBYTE_BIGSUR
25*384740dcSRalf Baechle #define SIBYTE_BOARD_NAME "BCM91x80A/B (BigSur)"
26*384740dcSRalf Baechle #define SIBYTE_HAVE_PCMCIA 1
27*384740dcSRalf Baechle #define SIBYTE_HAVE_IDE    1
28*384740dcSRalf Baechle #endif
29*384740dcSRalf Baechle 
30*384740dcSRalf Baechle /* Generic bus chip selects */
31*384740dcSRalf Baechle #define LEDS_CS         3
32*384740dcSRalf Baechle #define LEDS_PHYS       0x100a0000
33*384740dcSRalf Baechle 
34*384740dcSRalf Baechle #ifdef SIBYTE_HAVE_IDE
35*384740dcSRalf Baechle #define IDE_CS          4
36*384740dcSRalf Baechle #define IDE_PHYS        0x100b0000
37*384740dcSRalf Baechle #define K_GPIO_GB_IDE   4
38*384740dcSRalf Baechle #define K_INT_GB_IDE    (K_INT_GPIO_0 + K_GPIO_GB_IDE)
39*384740dcSRalf Baechle #endif
40*384740dcSRalf Baechle 
41*384740dcSRalf Baechle #ifdef SIBYTE_HAVE_PCMCIA
42*384740dcSRalf Baechle #define PCMCIA_CS       6
43*384740dcSRalf Baechle #define PCMCIA_PHYS     0x11000000
44*384740dcSRalf Baechle #define K_GPIO_PC_READY 9
45*384740dcSRalf Baechle #define K_INT_PC_READY  (K_INT_GPIO_0 + K_GPIO_PC_READY)
46*384740dcSRalf Baechle #endif
47*384740dcSRalf Baechle 
48*384740dcSRalf Baechle #endif /* __ASM_SIBYTE_BIGSUR_H */
49*384740dcSRalf Baechle 
50