1# SPDX-License-Identifier: GPL-2.0 2if CPU_CAVIUM_OCTEON 3 4config CAVIUM_CN63XXP1 5 bool "Enable CN63XXP1 errata workarounds" 6 default "n" 7 help 8 The CN63XXP1 chip requires build time workarounds to 9 function reliably, select this option to enable them. These 10 workarounds will cause a slight decrease in performance on 11 non-CN63XXP1 hardware, so it is recommended to select "n" 12 unless it is known the workarounds are needed. 13 14config CAVIUM_OCTEON_CVMSEG_SIZE 15 int "Number of L1 cache lines reserved for CVMSEG memory" 16 range 0 54 17 default 0 if !CAVIUM_OCTEON_SOC 18 default 1 if CAVIUM_OCTEON_SOC 19 help 20 CVMSEG LM is a segment that accesses portions of the dcache as a 21 local memory; the larger CVMSEG is, the smaller the cache is. 22 This selects the size of CVMSEG LM, which is in cache blocks. The 23 legally range is from zero to 54 cache blocks (i.e. CVMSEG LM is 24 between zero and 6192 bytes). 25 26endif # CPU_CAVIUM_OCTEON 27 28if CAVIUM_OCTEON_SOC 29 30config CAVIUM_OCTEON_LOCK_L2 31 bool "Lock often used kernel code in the L2" 32 default "y" 33 help 34 Enable locking parts of the kernel into the L2 cache. 35 36config CAVIUM_OCTEON_LOCK_L2_TLB 37 bool "Lock the TLB handler in L2" 38 depends on CAVIUM_OCTEON_LOCK_L2 39 default "y" 40 help 41 Lock the low level TLB fast path into L2. 42 43config CAVIUM_OCTEON_LOCK_L2_EXCEPTION 44 bool "Lock the exception handler in L2" 45 depends on CAVIUM_OCTEON_LOCK_L2 46 default "y" 47 help 48 Lock the low level exception handler into L2. 49 50config CAVIUM_OCTEON_LOCK_L2_LOW_LEVEL_INTERRUPT 51 bool "Lock the interrupt handler in L2" 52 depends on CAVIUM_OCTEON_LOCK_L2 53 default "y" 54 help 55 Lock the low level interrupt handler into L2. 56 57config CAVIUM_OCTEON_LOCK_L2_INTERRUPT 58 bool "Lock the 2nd level interrupt handler in L2" 59 depends on CAVIUM_OCTEON_LOCK_L2 60 default "y" 61 help 62 Lock the 2nd level interrupt handler in L2. 63 64config CAVIUM_OCTEON_LOCK_L2_MEMCPY 65 bool "Lock memcpy() in L2" 66 depends on CAVIUM_OCTEON_LOCK_L2 67 default "y" 68 help 69 Lock the kernel's implementation of memcpy() into L2. 70 71config CAVIUM_RESERVE32 72 int "Memory to reserve for user processes shared region (MB)" 73 range 0 1536 74 default "0" 75 help 76 Reserve a shared memory region for user processes to use for hardware 77 memory buffers. This is required for 32bit applications to be able to 78 send and receive packets directly. Applications access this memory by 79 memory mapping /dev/mem for the addresses in /proc/octeon_info. For 80 optimal performance with HugeTLBs, keep this size an even number of 81 megabytes. 82 83config OCTEON_ILM 84 tristate "Module to measure interrupt latency using Octeon CIU Timer" 85 help 86 This driver is a module to measure interrupt latency using the 87 the CIU Timers on Octeon. 88 89 To compile this driver as a module, choose M here. The module 90 will be called octeon-ilm 91 92endif # CAVIUM_OCTEON_SOC 93