149148020SSam Ravnborg /****************************************************************************/ 249148020SSam Ravnborg 349148020SSam Ravnborg /* 449148020SSam Ravnborg * mcfdma.h -- Coldfire internal DMA support defines. 549148020SSam Ravnborg * 649148020SSam Ravnborg * (C) Copyright 1999, Rob Scott (rscott@mtrob.ml.org) 749148020SSam Ravnborg */ 849148020SSam Ravnborg 949148020SSam Ravnborg /****************************************************************************/ 1049148020SSam Ravnborg #ifndef mcfdma_h 1149148020SSam Ravnborg #define mcfdma_h 1249148020SSam Ravnborg /****************************************************************************/ 1349148020SSam Ravnborg 1449148020SSam Ravnborg 1549148020SSam Ravnborg /* 1649148020SSam Ravnborg * Get address specific defines for this Coldfire member. 1749148020SSam Ravnborg */ 1849148020SSam Ravnborg #if defined(CONFIG_M5206) || defined(CONFIG_M5206e) 1949148020SSam Ravnborg #define MCFDMA_BASE0 0x200 /* Base address of DMA 0 */ 2049148020SSam Ravnborg #define MCFDMA_BASE1 0x240 /* Base address of DMA 1 */ 2149148020SSam Ravnborg #elif defined(CONFIG_M5272) 2249148020SSam Ravnborg #define MCFDMA_BASE0 0x0e0 /* Base address of DMA 0 */ 2349148020SSam Ravnborg #elif defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x) 2449148020SSam Ravnborg /* These are relative to the IPSBAR, not MBAR */ 2549148020SSam Ravnborg #define MCFDMA_BASE0 0x100 /* Base address of DMA 0 */ 2649148020SSam Ravnborg #define MCFDMA_BASE1 0x140 /* Base address of DMA 1 */ 2749148020SSam Ravnborg #define MCFDMA_BASE2 0x180 /* Base address of DMA 2 */ 2849148020SSam Ravnborg #define MCFDMA_BASE3 0x1C0 /* Base address of DMA 3 */ 2949148020SSam Ravnborg #elif defined(CONFIG_M5249) || defined(CONFIG_M5307) || defined(CONFIG_M5407) 3049148020SSam Ravnborg #define MCFDMA_BASE0 0x300 /* Base address of DMA 0 */ 3149148020SSam Ravnborg #define MCFDMA_BASE1 0x340 /* Base address of DMA 1 */ 3249148020SSam Ravnborg #define MCFDMA_BASE2 0x380 /* Base address of DMA 2 */ 3349148020SSam Ravnborg #define MCFDMA_BASE3 0x3C0 /* Base address of DMA 3 */ 3449148020SSam Ravnborg #endif 3549148020SSam Ravnborg 3649148020SSam Ravnborg 3749148020SSam Ravnborg #if !defined(CONFIG_M5272) 3849148020SSam Ravnborg 3949148020SSam Ravnborg /* 4049148020SSam Ravnborg * Define the DMA register set addresses. 4149148020SSam Ravnborg * Note: these are longword registers, use unsigned long as data type 4249148020SSam Ravnborg */ 4349148020SSam Ravnborg #define MCFDMA_SAR 0x00 /* DMA source address (r/w) */ 4449148020SSam Ravnborg #define MCFDMA_DAR 0x01 /* DMA destination adr (r/w) */ 4549148020SSam Ravnborg /* these are word registers, use unsigned short data type */ 4649148020SSam Ravnborg #define MCFDMA_DCR 0x04 /* DMA control reg (r/w) */ 4749148020SSam Ravnborg #define MCFDMA_BCR 0x06 /* DMA byte count reg (r/w) */ 4849148020SSam Ravnborg /* these are byte registers, use unsiged char data type */ 4949148020SSam Ravnborg #define MCFDMA_DSR 0x10 /* DMA status reg (r/w) */ 5049148020SSam Ravnborg #define MCFDMA_DIVR 0x14 /* DMA interrupt vec (r/w) */ 5149148020SSam Ravnborg 5249148020SSam Ravnborg /* 5349148020SSam Ravnborg * Bit definitions for the DMA Control Register (DCR). 5449148020SSam Ravnborg */ 5549148020SSam Ravnborg #define MCFDMA_DCR_INT 0x8000 /* Enable completion irq */ 5649148020SSam Ravnborg #define MCFDMA_DCR_EEXT 0x4000 /* Enable external DMA req */ 5749148020SSam Ravnborg #define MCFDMA_DCR_CS 0x2000 /* Enable cycle steal */ 5849148020SSam Ravnborg #define MCFDMA_DCR_AA 0x1000 /* Enable auto alignment */ 5949148020SSam Ravnborg #define MCFDMA_DCR_BWC_MASK 0x0E00 /* Bandwidth ctl mask */ 6049148020SSam Ravnborg #define MCFDMA_DCR_BWC_512 0x0200 /* Bandwidth: 512 Bytes */ 6149148020SSam Ravnborg #define MCFDMA_DCR_BWC_1024 0x0400 /* Bandwidth: 1024 Bytes */ 6249148020SSam Ravnborg #define MCFDMA_DCR_BWC_2048 0x0600 /* Bandwidth: 2048 Bytes */ 6349148020SSam Ravnborg #define MCFDMA_DCR_BWC_4096 0x0800 /* Bandwidth: 4096 Bytes */ 6449148020SSam Ravnborg #define MCFDMA_DCR_BWC_8192 0x0a00 /* Bandwidth: 8192 Bytes */ 6549148020SSam Ravnborg #define MCFDMA_DCR_BWC_16384 0x0c00 /* Bandwidth: 16384 Bytes */ 6649148020SSam Ravnborg #define MCFDMA_DCR_BWC_32768 0x0e00 /* Bandwidth: 32768 Bytes */ 6749148020SSam Ravnborg #define MCFDMA_DCR_SAA 0x0100 /* Single Address Access */ 6849148020SSam Ravnborg #define MCFDMA_DCR_S_RW 0x0080 /* SAA read/write value */ 6949148020SSam Ravnborg #define MCFDMA_DCR_SINC 0x0040 /* Source addr inc enable */ 7049148020SSam Ravnborg #define MCFDMA_DCR_SSIZE_MASK 0x0030 /* Src xfer size */ 7149148020SSam Ravnborg #define MCFDMA_DCR_SSIZE_LONG 0x0000 /* Src xfer size, 00 = longw */ 7249148020SSam Ravnborg #define MCFDMA_DCR_SSIZE_BYTE 0x0010 /* Src xfer size, 01 = byte */ 7349148020SSam Ravnborg #define MCFDMA_DCR_SSIZE_WORD 0x0020 /* Src xfer size, 10 = word */ 7449148020SSam Ravnborg #define MCFDMA_DCR_SSIZE_LINE 0x0030 /* Src xfer size, 11 = line */ 7549148020SSam Ravnborg #define MCFDMA_DCR_DINC 0x0008 /* Dest addr inc enable */ 7649148020SSam Ravnborg #define MCFDMA_DCR_DSIZE_MASK 0x0006 /* Dest xfer size */ 7749148020SSam Ravnborg #define MCFDMA_DCR_DSIZE_LONG 0x0000 /* Dest xfer size, 00 = long */ 7849148020SSam Ravnborg #define MCFDMA_DCR_DSIZE_BYTE 0x0002 /* Dest xfer size, 01 = byte */ 7949148020SSam Ravnborg #define MCFDMA_DCR_DSIZE_WORD 0x0004 /* Dest xfer size, 10 = word */ 8049148020SSam Ravnborg #define MCFDMA_DCR_DSIZE_LINE 0x0006 /* Dest xfer size, 11 = line */ 8149148020SSam Ravnborg #define MCFDMA_DCR_START 0x0001 /* Start transfer */ 8249148020SSam Ravnborg 8349148020SSam Ravnborg /* 8449148020SSam Ravnborg * Bit definitions for the DMA Status Register (DSR). 8549148020SSam Ravnborg */ 8649148020SSam Ravnborg #define MCFDMA_DSR_CE 0x40 /* Config error */ 8749148020SSam Ravnborg #define MCFDMA_DSR_BES 0x20 /* Bus Error on source */ 8849148020SSam Ravnborg #define MCFDMA_DSR_BED 0x10 /* Bus Error on dest */ 8949148020SSam Ravnborg #define MCFDMA_DSR_REQ 0x04 /* Requests remaining */ 9049148020SSam Ravnborg #define MCFDMA_DSR_BSY 0x02 /* Busy */ 9149148020SSam Ravnborg #define MCFDMA_DSR_DONE 0x01 /* DMA transfer complete */ 9249148020SSam Ravnborg 9349148020SSam Ravnborg #else /* This is an MCF5272 */ 9449148020SSam Ravnborg 9549148020SSam Ravnborg #define MCFDMA_DMR 0x00 /* Mode Register (r/w) */ 9649148020SSam Ravnborg #define MCFDMA_DIR 0x03 /* Interrupt trigger register (r/w) */ 9749148020SSam Ravnborg #define MCFDMA_DSAR 0x03 /* Source Address register (r/w) */ 9849148020SSam Ravnborg #define MCFDMA_DDAR 0x04 /* Destination Address register (r/w) */ 9949148020SSam Ravnborg #define MCFDMA_DBCR 0x02 /* Byte Count Register (r/w) */ 10049148020SSam Ravnborg 10149148020SSam Ravnborg /* Bit definitions for the DMA Mode Register (DMR) */ 10249148020SSam Ravnborg #define MCFDMA_DMR_RESET 0x80000000L /* Reset bit */ 10349148020SSam Ravnborg #define MCFDMA_DMR_EN 0x40000000L /* DMA enable */ 10449148020SSam Ravnborg #define MCFDMA_DMR_RQM 0x000C0000L /* Request Mode Mask */ 10549148020SSam Ravnborg #define MCFDMA_DMR_RQM_DUAL 0x000C0000L /* Dual address mode, the only valid mode */ 10649148020SSam Ravnborg #define MCFDMA_DMR_DSTM 0x00002000L /* Destination addressing mask */ 10749148020SSam Ravnborg #define MCFDMA_DMR_DSTM_SA 0x00000000L /* Destination uses static addressing */ 10849148020SSam Ravnborg #define MCFDMA_DMR_DSTM_IA 0x00002000L /* Destination uses incremental addressing */ 10949148020SSam Ravnborg #define MCFDMA_DMR_DSTT_UD 0x00000400L /* Destination is user data */ 11049148020SSam Ravnborg #define MCFDMA_DMR_DSTT_UC 0x00000800L /* Destination is user code */ 11149148020SSam Ravnborg #define MCFDMA_DMR_DSTT_SD 0x00001400L /* Destination is supervisor data */ 11249148020SSam Ravnborg #define MCFDMA_DMR_DSTT_SC 0x00001800L /* Destination is supervisor code */ 11349148020SSam Ravnborg #define MCFDMA_DMR_DSTS_OFF 0x8 /* offset to the destination size bits */ 11449148020SSam Ravnborg #define MCFDMA_DMR_DSTS_LONG 0x00000000L /* Long destination size */ 11549148020SSam Ravnborg #define MCFDMA_DMR_DSTS_BYTE 0x00000100L /* Byte destination size */ 11649148020SSam Ravnborg #define MCFDMA_DMR_DSTS_WORD 0x00000200L /* Word destination size */ 11749148020SSam Ravnborg #define MCFDMA_DMR_DSTS_LINE 0x00000300L /* Line destination size */ 11849148020SSam Ravnborg #define MCFDMA_DMR_SRCM 0x00000020L /* Source addressing mask */ 11949148020SSam Ravnborg #define MCFDMA_DMR_SRCM_SA 0x00000000L /* Source uses static addressing */ 12049148020SSam Ravnborg #define MCFDMA_DMR_SRCM_IA 0x00000020L /* Source uses incremental addressing */ 12149148020SSam Ravnborg #define MCFDMA_DMR_SRCT_UD 0x00000004L /* Source is user data */ 12249148020SSam Ravnborg #define MCFDMA_DMR_SRCT_UC 0x00000008L /* Source is user code */ 12349148020SSam Ravnborg #define MCFDMA_DMR_SRCT_SD 0x00000014L /* Source is supervisor data */ 12449148020SSam Ravnborg #define MCFDMA_DMR_SRCT_SC 0x00000018L /* Source is supervisor code */ 12549148020SSam Ravnborg #define MCFDMA_DMR_SRCS_OFF 0x0 /* Offset to the source size bits */ 12649148020SSam Ravnborg #define MCFDMA_DMR_SRCS_LONG 0x00000000L /* Long source size */ 12749148020SSam Ravnborg #define MCFDMA_DMR_SRCS_BYTE 0x00000001L /* Byte source size */ 12849148020SSam Ravnborg #define MCFDMA_DMR_SRCS_WORD 0x00000002L /* Word source size */ 12949148020SSam Ravnborg #define MCFDMA_DMR_SRCS_LINE 0x00000003L /* Line source size */ 13049148020SSam Ravnborg 13149148020SSam Ravnborg /* Bit definitions for the DMA interrupt register (DIR) */ 13249148020SSam Ravnborg #define MCFDMA_DIR_INVEN 0x1000 /* Invalid Combination interrupt enable */ 13349148020SSam Ravnborg #define MCFDMA_DIR_ASCEN 0x0800 /* Address Sequence Complete (Completion) interrupt enable */ 13449148020SSam Ravnborg #define MCFDMA_DIR_TEEN 0x0200 /* Transfer Error interrupt enable */ 13549148020SSam Ravnborg #define MCFDMA_DIR_TCEN 0x0100 /* Transfer Complete (a bus transfer, that is) interrupt enable */ 13649148020SSam Ravnborg #define MCFDMA_DIR_INV 0x0010 /* Invalid Combination */ 13749148020SSam Ravnborg #define MCFDMA_DIR_ASC 0x0008 /* Address Sequence Complete (DMA Completion) */ 13849148020SSam Ravnborg #define MCFDMA_DIR_TE 0x0002 /* Transfer Error */ 13949148020SSam Ravnborg #define MCFDMA_DIR_TC 0x0001 /* Transfer Complete */ 14049148020SSam Ravnborg 14149148020SSam Ravnborg #endif /* !defined(CONFIG_M5272) */ 14249148020SSam Ravnborg 14349148020SSam Ravnborg /****************************************************************************/ 14449148020SSam Ravnborg #endif /* mcfdma_h */ 145