xref: /openbmc/linux/arch/m68k/Kconfig.cpu (revision 1edd0337)
1# SPDX-License-Identifier: GPL-2.0
2comment "Processor Type"
3
4choice
5	prompt "CPU family support"
6	default M68KCLASSIC if MMU
7	default COLDFIRE if !MMU
8	help
9	  The Freescale (was Motorola) M68K family of processors implements
10	  the full 68000 processor instruction set.
11	  The Freescale ColdFire family of processors is a modern derivative
12	  of the 68000 processor family. They are mainly targeted at embedded
13	  applications, and are all System-On-Chip (SOC) devices, as opposed
14	  to stand alone CPUs. They implement a subset of the original 68000
15	  processor instruction set.
16	  If you anticipate running this kernel on a computer with a classic
17	  MC68xxx processor, select M68KCLASSIC.
18	  If you anticipate running this kernel on a computer with a ColdFire
19	  processor, select COLDFIRE.
20
21config M68KCLASSIC
22	bool "Classic M68K CPU family support"
23	select HAVE_ARCH_PFN_VALID
24
25config COLDFIRE
26	bool "Coldfire CPU family support"
27	select ARCH_HAVE_CUSTOM_GPIO_H
28	select CPU_HAS_NO_BITFIELDS
29	select CPU_HAS_NO_CAS
30	select CPU_HAS_NO_MULDIV64
31	select GENERIC_CSUM
32	select GPIOLIB
33	select HAVE_LEGACY_CLK
34
35endchoice
36
37if M68KCLASSIC
38
39config M68000
40	def_bool y
41	depends on !MMU
42	select CPU_HAS_NO_BITFIELDS
43	select CPU_HAS_NO_CAS
44	select CPU_HAS_NO_MULDIV64
45	select CPU_HAS_NO_UNALIGNED
46	select GENERIC_CSUM
47	select CPU_NO_EFFICIENT_FFS
48	select HAVE_ARCH_HASH
49	select LEGACY_TIMER_TICK
50	help
51	  The Freescale (was Motorola) 68000 CPU is the first generation of
52	  the well known M68K family of processors. The CPU core as well as
53	  being available as a stand alone CPU was also used in many
54	  System-On-Chip devices (eg 68328, 68302, etc). It does not contain
55	  a paging MMU.
56
57config M68020
58	bool "68020 support"
59	depends on MMU
60	select FPU
61	select CPU_HAS_ADDRESS_SPACES
62	help
63	  If you anticipate running this kernel on a computer with a MC68020
64	  processor, say Y. Otherwise, say N. Note that the 68020 requires a
65	  68851 MMU (Memory Management Unit) to run Linux/m68k, except on the
66	  Sun 3, which provides its own version.
67
68config M68030
69	bool "68030 support"
70	depends on MMU && !MMU_SUN3
71	select FPU
72	select CPU_HAS_ADDRESS_SPACES
73	help
74	  If you anticipate running this kernel on a computer with a MC68030
75	  processor, say Y. Otherwise, say N. Note that a MC68EC030 will not
76	  work, as it does not include an MMU (Memory Management Unit).
77
78config M68040
79	bool "68040 support"
80	depends on MMU && !MMU_SUN3
81	select FPU
82	select CPU_HAS_ADDRESS_SPACES
83	help
84	  If you anticipate running this kernel on a computer with a MC68LC040
85	  or MC68040 processor, say Y. Otherwise, say N. Note that an
86	  MC68EC040 will not work, as it does not include an MMU (Memory
87	  Management Unit).
88
89config M68060
90	bool "68060 support"
91	depends on MMU && !MMU_SUN3
92	select FPU
93	select CPU_HAS_ADDRESS_SPACES
94	help
95	  If you anticipate running this kernel on a computer with a MC68060
96	  processor, say Y. Otherwise, say N.
97
98config M68328
99	bool
100	depends on !MMU
101	select M68000
102	help
103	  Motorola 68328 processor support.
104
105config M68EZ328
106	bool
107	depends on !MMU
108	select M68000
109	help
110	  Motorola 68EX328 processor support.
111
112config M68VZ328
113	bool
114	depends on !MMU
115	select M68000
116	help
117	  Motorola 68VZ328 processor support.
118
119endif # M68KCLASSIC
120
121if COLDFIRE
122
123choice
124	prompt "ColdFire SoC type"
125	default M520x
126	help
127	  Select the type of ColdFire System-on-Chip (SoC) that you want
128	  to build for.
129
130config M5206
131	bool "MCF5206"
132	depends on !MMU
133	select COLDFIRE_SW_A7
134	select COLDFIRE_TIMERS
135	select HAVE_MBAR
136	select CPU_NO_EFFICIENT_FFS
137	help
138	  Motorola ColdFire 5206 processor support.
139
140config M5206e
141	bool "MCF5206e"
142	depends on !MMU
143	select COLDFIRE_SW_A7
144	select COLDFIRE_TIMERS
145	select HAVE_MBAR
146	select CPU_NO_EFFICIENT_FFS
147	help
148	  Motorola ColdFire 5206e processor support.
149
150config M520x
151	bool "MCF520x"
152	depends on !MMU
153	select COLDFIRE_PIT_TIMER
154	select HAVE_CACHE_SPLIT
155	help
156	  Freescale Coldfire 5207/5208 processor support.
157
158config M523x
159	bool "MCF523x"
160	depends on !MMU
161	select COLDFIRE_PIT_TIMER
162	select HAVE_CACHE_SPLIT
163	select HAVE_IPSBAR
164	help
165	  Freescale Coldfire 5230/1/2/4/5 processor support
166
167config M5249
168	bool "MCF5249"
169	depends on !MMU
170	select COLDFIRE_SW_A7
171	select COLDFIRE_TIMERS
172	select HAVE_MBAR
173	select CPU_NO_EFFICIENT_FFS
174	help
175	  Motorola ColdFire 5249 processor support.
176
177config M525x
178	bool "MCF525x"
179	depends on !MMU
180	select COLDFIRE_SW_A7
181	select COLDFIRE_TIMERS
182	select HAVE_MBAR
183	select CPU_NO_EFFICIENT_FFS
184	help
185	  Freescale (Motorola) Coldfire 5251/5253 processor support.
186
187config M5271
188	bool "MCF5271"
189	depends on !MMU
190	select COLDFIRE_PIT_TIMER
191	select M527x
192	select HAVE_CACHE_SPLIT
193	select HAVE_IPSBAR
194	help
195	  Freescale (Motorola) ColdFire 5270/5271 processor support.
196
197config M5272
198	bool "MCF5272"
199	depends on !MMU
200	select COLDFIRE_SW_A7
201	select COLDFIRE_TIMERS
202	select HAVE_MBAR
203	select CPU_NO_EFFICIENT_FFS
204	help
205	  Motorola ColdFire 5272 processor support.
206
207config M5275
208	bool "MCF5275"
209	depends on !MMU
210	select COLDFIRE_PIT_TIMER
211	select M527x
212	select HAVE_CACHE_SPLIT
213	select HAVE_IPSBAR
214	help
215	  Freescale (Motorola) ColdFire 5274/5275 processor support.
216
217config M528x
218	bool "MCF528x"
219	depends on !MMU
220	select COLDFIRE_PIT_TIMER
221	select HAVE_CACHE_SPLIT
222	select HAVE_IPSBAR
223	help
224	  Motorola ColdFire 5280/5282 processor support.
225
226config M5307
227	bool "MCF5307"
228	depends on !MMU
229	select COLDFIRE_TIMERS
230	select COLDFIRE_SW_A7
231	select HAVE_CACHE_CB
232	select HAVE_MBAR
233	select CPU_NO_EFFICIENT_FFS
234	help
235	  Motorola ColdFire 5307 processor support.
236
237config M532x
238	bool "MCF532x"
239	depends on !MMU
240	select COLDFIRE_TIMERS
241	select M53xx
242	select HAVE_CACHE_CB
243	help
244	  Freescale (Motorola) ColdFire 532x processor support.
245
246config M537x
247	bool "MCF537x"
248	depends on !MMU
249	select COLDFIRE_TIMERS
250	select M53xx
251	select HAVE_CACHE_CB
252	help
253	  Freescale ColdFire 537x processor support.
254
255config M5407
256	bool "MCF5407"
257	depends on !MMU
258	select COLDFIRE_SW_A7
259	select COLDFIRE_TIMERS
260	select HAVE_CACHE_CB
261	select HAVE_MBAR
262	select CPU_NO_EFFICIENT_FFS
263	help
264	  Motorola ColdFire 5407 processor support.
265
266config M547x
267	bool "MCF547x"
268	select M54xx
269	select COLDFIRE_SLTIMERS
270	select MMU_COLDFIRE if MMU
271	select FPU if MMU
272	select HAVE_CACHE_CB
273	select HAVE_MBAR
274	select CPU_NO_EFFICIENT_FFS
275	help
276	  Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
277
278config M548x
279	bool "MCF548x"
280	select COLDFIRE_SLTIMERS
281	select MMU_COLDFIRE if MMU
282	select FPU if MMU
283	select M54xx
284	select HAVE_CACHE_CB
285	select HAVE_MBAR
286	select CPU_NO_EFFICIENT_FFS
287	help
288	  Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
289
290config M5441x
291	bool "MCF5441x"
292	select COLDFIRE_PIT_TIMER
293	select MMU_COLDFIRE if MMU
294	select HAVE_CACHE_CB
295	help
296	  Freescale Coldfire 54410/54415/54416/54417/54418 processor support.
297
298endchoice
299
300config M527x
301	bool
302
303config M53xx
304	bool
305
306config M54xx
307	select HAVE_PCI
308	bool
309
310config COLDFIRE_PIT_TIMER
311	bool
312
313config COLDFIRE_TIMERS
314	bool
315	select LEGACY_TIMER_TICK
316
317config COLDFIRE_SLTIMERS
318	bool
319	select LEGACY_TIMER_TICK
320
321endif # COLDFIRE
322
323comment "Processor Specific Options"
324
325config M68KFPU_EMU
326	bool "Math emulation support"
327	depends on M68KCLASSIC && FPU
328	help
329	  At some point in the future, this will cause floating-point math
330	  instructions to be emulated by the kernel on machines that lack a
331	  floating-point math coprocessor.  Thrill-seekers and chronically
332	  sleep-deprived psychotic hacker types can say Y now, everyone else
333	  should probably wait a while.
334
335config M68KFPU_EMU_EXTRAPREC
336	bool "Math emulation extra precision"
337	depends on M68KFPU_EMU
338	help
339	  The fpu uses normally a few bit more during calculations for
340	  correct rounding, the emulator can (often) do the same but this
341	  extra calculation can cost quite some time, so you can disable
342	  it here. The emulator will then "only" calculate with a 64 bit
343	  mantissa and round slightly incorrect, what is more than enough
344	  for normal usage.
345
346config M68KFPU_EMU_ONLY
347	bool "Math emulation only kernel"
348	depends on M68KFPU_EMU
349	help
350	  This option prevents any floating-point instructions from being
351	  compiled into the kernel, thereby the kernel doesn't save any
352	  floating point context anymore during task switches, so this
353	  kernel will only be usable on machines without a floating-point
354	  math coprocessor. This makes the kernel a bit faster as no tests
355	  needs to be executed whether a floating-point instruction in the
356	  kernel should be executed or not.
357
358config ADVANCED
359	bool "Advanced configuration options"
360	depends on MMU
361	help
362	  This gives you access to some advanced options for the CPU. The
363	  defaults should be fine for most users, but these options may make
364	  it possible for you to improve performance somewhat if you know what
365	  you are doing.
366
367	  Note that the answer to this question won't directly affect the
368	  kernel: saying N will just cause the configurator to skip all
369	  the questions about these options.
370
371	  Most users should say N to this question.
372
373config RMW_INSNS
374	bool "Use read-modify-write instructions"
375	depends on ADVANCED && !CPU_HAS_NO_CAS
376	help
377	  This allows to use certain instructions that work with indivisible
378	  read-modify-write bus cycles. While this is faster than the
379	  workaround of disabling interrupts, it can conflict with DMA
380	  ( = direct memory access) on many Amiga systems, and it is also said
381	  to destabilize other machines. It is very likely that this will
382	  cause serious problems on any Amiga or Atari Medusa if set. The only
383	  configuration where it should work are 68030-based Ataris, where it
384	  apparently improves performance. But you've been warned! Unless you
385	  really know what you are doing, say N. Try Y only if you're quite
386	  adventurous.
387
388config SINGLE_MEMORY_CHUNK
389	bool "Use one physical chunk of memory only" if ADVANCED && !SUN3
390	depends on MMU
391	default y if SUN3 || MMU_COLDFIRE
392	help
393	  Ignore all but the first contiguous chunk of physical memory for VM
394	  purposes.  This will save a few bytes kernel size and may speed up
395	  some operations.
396	  When this option os set to N, you may want to lower "Maximum zone
397	  order" to save memory that could be wasted for unused memory map.
398	  Say N if not sure.
399
400config ARCH_FORCE_MAX_ORDER
401	int "Maximum zone order" if ADVANCED
402	depends on !SINGLE_MEMORY_CHUNK
403	default "11"
404	help
405	  The kernel memory allocator divides physically contiguous memory
406	  blocks into "zones", where each zone is a power of two number of
407	  pages.  This option selects the largest power of two that the kernel
408	  keeps in the memory allocator.  If you need to allocate very large
409	  blocks of physically contiguous memory, then you may need to
410	  increase this value.
411
412	  For systems that have holes in their physical address space this
413	  value also defines the minimal size of the hole that allows
414	  freeing unused memory map.
415
416	  This config option is actually maximum order plus one. For example,
417	  a value of 11 means that the largest free memory block is 2^10 pages.
418
419config 060_WRITETHROUGH
420	bool "Use write-through caching for 68060 supervisor accesses"
421	depends on ADVANCED && M68060
422	help
423	  The 68060 generally uses copyback caching of recently accessed data.
424	  Copyback caching means that memory writes will be held in an on-chip
425	  cache and only written back to memory some time later.  Saying Y
426	  here will force supervisor (kernel) accesses to use writethrough
427	  caching.  Writethrough caching means that data is written to memory
428	  straight away, so that cache and memory data always agree.
429	  Writethrough caching is less efficient, but is needed for some
430	  drivers on 68060 based systems where the 68060 bus snooping signal
431	  is hardwired on.  The 53c710 SCSI driver is known to suffer from
432	  this problem.
433
434config M68K_L2_CACHE
435	bool
436	depends on MAC
437	default y
438
439config CPU_HAS_NO_BITFIELDS
440	bool
441
442config CPU_HAS_NO_CAS
443	bool
444
445config CPU_HAS_NO_MULDIV64
446	bool
447
448config CPU_HAS_NO_UNALIGNED
449	bool
450
451config CPU_HAS_ADDRESS_SPACES
452	bool
453	select ALTERNATE_USER_ADDRESS_SPACE
454
455config FPU
456	bool
457
458config COLDFIRE_SW_A7
459	bool
460
461config HAVE_CACHE_SPLIT
462	bool
463
464config HAVE_CACHE_CB
465	bool
466
467config HAVE_MBAR
468	bool
469
470config HAVE_IPSBAR
471	bool
472
473config CLOCK_FREQ
474	int "Set the core clock frequency"
475	default "25000000" if M5206
476	default "54000000" if M5206e
477	default "166666666" if M520x
478	default "140000000" if M5249
479	default "150000000" if M527x || M523x
480	default "90000000" if M5307
481	default "50000000" if M5407
482	default "266000000" if M54xx
483	default "66666666"
484	depends on COLDFIRE
485	help
486	  Define the CPU clock frequency in use. This is the core clock
487	  frequency, it may or may not be the same as the external clock
488	  crystal fitted to your board. Some processors have an internal
489	  PLL and can have their frequency programmed at run time, others
490	  use internal dividers. In general the kernel won't setup a PLL
491	  if it is fitted (there are some exceptions). This value will be
492	  specific to the exact CPU that you are using.
493
494config OLDMASK
495	bool "Old mask 5307 (1H55J) silicon"
496	depends on M5307
497	help
498	  Build support for the older revision ColdFire 5307 silicon.
499	  Specifically this is the 1H55J mask revision.
500
501if HAVE_CACHE_SPLIT
502choice
503	prompt "Split Cache Configuration"
504	default CACHE_I
505
506config CACHE_I
507	bool "Instruction"
508	help
509	  Use all of the ColdFire CPU cache memory as an instruction cache.
510
511config CACHE_D
512	bool "Data"
513	help
514	  Use all of the ColdFire CPU cache memory as a data cache.
515
516config CACHE_BOTH
517	bool "Both"
518	help
519	  Split the ColdFire CPU cache, and use half as an instruction cache
520	  and half as a data cache.
521endchoice
522endif # HAVE_CACHE_SPLIT
523
524if HAVE_CACHE_CB
525choice
526	prompt "Data cache mode"
527	default CACHE_WRITETHRU
528
529config CACHE_WRITETHRU
530	bool "Write-through"
531	help
532	  The ColdFire CPU cache is set into Write-through mode.
533
534config CACHE_COPYBACK
535	bool "Copy-back"
536	help
537	  The ColdFire CPU cache is set into Copy-back mode.
538endchoice
539endif # HAVE_CACHE_CB
540