1e2be04c7SGreg Kroah-Hartman /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 254f81d0eSMarc Zyngier /* 354f81d0eSMarc Zyngier * Copyright (C) 2012,2013 - ARM Ltd 454f81d0eSMarc Zyngier * Author: Marc Zyngier <marc.zyngier@arm.com> 554f81d0eSMarc Zyngier * 654f81d0eSMarc Zyngier * Derived from arch/arm/include/uapi/asm/kvm.h: 754f81d0eSMarc Zyngier * Copyright (C) 2012 - Virtual Open Systems and Columbia University 854f81d0eSMarc Zyngier * Author: Christoffer Dall <c.dall@virtualopensystems.com> 954f81d0eSMarc Zyngier * 1054f81d0eSMarc Zyngier * This program is free software; you can redistribute it and/or modify 1154f81d0eSMarc Zyngier * it under the terms of the GNU General Public License version 2 as 1254f81d0eSMarc Zyngier * published by the Free Software Foundation. 1354f81d0eSMarc Zyngier * 1454f81d0eSMarc Zyngier * This program is distributed in the hope that it will be useful, 1554f81d0eSMarc Zyngier * but WITHOUT ANY WARRANTY; without even the implied warranty of 1654f81d0eSMarc Zyngier * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 1754f81d0eSMarc Zyngier * GNU General Public License for more details. 1854f81d0eSMarc Zyngier * 1954f81d0eSMarc Zyngier * You should have received a copy of the GNU General Public License 2054f81d0eSMarc Zyngier * along with this program. If not, see <http://www.gnu.org/licenses/>. 2154f81d0eSMarc Zyngier */ 2254f81d0eSMarc Zyngier 2354f81d0eSMarc Zyngier #ifndef __ARM_KVM_H__ 2454f81d0eSMarc Zyngier #define __ARM_KVM_H__ 2554f81d0eSMarc Zyngier 2654f81d0eSMarc Zyngier #define KVM_SPSR_EL1 0 2740033a61SMarc Zyngier #define KVM_SPSR_SVC KVM_SPSR_EL1 2840033a61SMarc Zyngier #define KVM_SPSR_ABT 1 2940033a61SMarc Zyngier #define KVM_SPSR_UND 2 3040033a61SMarc Zyngier #define KVM_SPSR_IRQ 3 3140033a61SMarc Zyngier #define KVM_SPSR_FIQ 4 3240033a61SMarc Zyngier #define KVM_NR_SPSR 5 3354f81d0eSMarc Zyngier 3454f81d0eSMarc Zyngier #ifndef __ASSEMBLY__ 357d0f84aaSAnup Patel #include <linux/psci.h> 36d1927915SArnd Bergmann #include <linux/types.h> 3754f81d0eSMarc Zyngier #include <asm/ptrace.h> 3854f81d0eSMarc Zyngier 3954f81d0eSMarc Zyngier #define __KVM_HAVE_GUEST_DEBUG 4054f81d0eSMarc Zyngier #define __KVM_HAVE_IRQ_LINE 4198047888SChristoffer Dall #define __KVM_HAVE_READONLY_MEM 42b7b27facSDongjiu Geng #define __KVM_HAVE_VCPU_EVENTS 4354f81d0eSMarc Zyngier 444b4357e0SPaolo Bonzini #define KVM_COALESCED_MMIO_PAGE_OFFSET 1 454b4357e0SPaolo Bonzini 4654f81d0eSMarc Zyngier #define KVM_REG_SIZE(id) \ 4754f81d0eSMarc Zyngier (1U << (((id) & KVM_REG_SIZE_MASK) >> KVM_REG_SIZE_SHIFT)) 4854f81d0eSMarc Zyngier 4954f81d0eSMarc Zyngier struct kvm_regs { 5054f81d0eSMarc Zyngier struct user_pt_regs regs; /* sp = sp_el0 */ 5154f81d0eSMarc Zyngier 5254f81d0eSMarc Zyngier __u64 sp_el1; 5354f81d0eSMarc Zyngier __u64 elr_el1; 5454f81d0eSMarc Zyngier 5554f81d0eSMarc Zyngier __u64 spsr[KVM_NR_SPSR]; 5654f81d0eSMarc Zyngier 5754f81d0eSMarc Zyngier struct user_fpsimd_state fp_regs; 5854f81d0eSMarc Zyngier }; 5954f81d0eSMarc Zyngier 60bca556acSSuzuki K. Poulose /* 61bca556acSSuzuki K. Poulose * Supported CPU Targets - Adding a new target type is not recommended, 62bca556acSSuzuki K. Poulose * unless there are some special registers not supported by the 63bca556acSSuzuki K. Poulose * genericv8 syreg table. 64bca556acSSuzuki K. Poulose */ 6554f81d0eSMarc Zyngier #define KVM_ARM_TARGET_AEM_V8 0 6654f81d0eSMarc Zyngier #define KVM_ARM_TARGET_FOUNDATION_V8 1 6754f81d0eSMarc Zyngier #define KVM_ARM_TARGET_CORTEX_A57 2 68e28100bdSAnup Patel #define KVM_ARM_TARGET_XGENE_POTENZA 3 691252b331SMarc Zyngier #define KVM_ARM_TARGET_CORTEX_A53 4 70bca556acSSuzuki K. Poulose /* Generic ARM v8 target */ 71bca556acSSuzuki K. Poulose #define KVM_ARM_TARGET_GENERIC_V8 5 7254f81d0eSMarc Zyngier 73bca556acSSuzuki K. Poulose #define KVM_ARM_NUM_TARGETS 6 7454f81d0eSMarc Zyngier 7554f81d0eSMarc Zyngier /* KVM_ARM_SET_DEVICE_ADDR ioctl id encoding */ 7654f81d0eSMarc Zyngier #define KVM_ARM_DEVICE_TYPE_SHIFT 0 7754f81d0eSMarc Zyngier #define KVM_ARM_DEVICE_TYPE_MASK (0xffff << KVM_ARM_DEVICE_TYPE_SHIFT) 7854f81d0eSMarc Zyngier #define KVM_ARM_DEVICE_ID_SHIFT 16 7954f81d0eSMarc Zyngier #define KVM_ARM_DEVICE_ID_MASK (0xffff << KVM_ARM_DEVICE_ID_SHIFT) 8054f81d0eSMarc Zyngier 8154f81d0eSMarc Zyngier /* Supported device IDs */ 8254f81d0eSMarc Zyngier #define KVM_ARM_DEVICE_VGIC_V2 0 8354f81d0eSMarc Zyngier 8454f81d0eSMarc Zyngier /* Supported VGIC address types */ 8554f81d0eSMarc Zyngier #define KVM_VGIC_V2_ADDR_TYPE_DIST 0 8654f81d0eSMarc Zyngier #define KVM_VGIC_V2_ADDR_TYPE_CPU 1 8754f81d0eSMarc Zyngier 8854f81d0eSMarc Zyngier #define KVM_VGIC_V2_DIST_SIZE 0x1000 8954f81d0eSMarc Zyngier #define KVM_VGIC_V2_CPU_SIZE 0x2000 9054f81d0eSMarc Zyngier 91ac3d3735SAndre Przywara /* Supported VGICv3 address types */ 92ac3d3735SAndre Przywara #define KVM_VGIC_V3_ADDR_TYPE_DIST 2 93ac3d3735SAndre Przywara #define KVM_VGIC_V3_ADDR_TYPE_REDIST 3 941085fdc6SAndre Przywara #define KVM_VGIC_ITS_ADDR_TYPE 4 956e407673SEric Auger #define KVM_VGIC_V3_ADDR_TYPE_REDIST_REGION 5 96ac3d3735SAndre Przywara 97ac3d3735SAndre Przywara #define KVM_VGIC_V3_DIST_SIZE SZ_64K 98ac3d3735SAndre Przywara #define KVM_VGIC_V3_REDIST_SIZE (2 * SZ_64K) 991085fdc6SAndre Przywara #define KVM_VGIC_V3_ITS_SIZE (2 * SZ_64K) 100ac3d3735SAndre Przywara 101dcd2e40cSMarc Zyngier #define KVM_ARM_VCPU_POWER_OFF 0 /* CPU is started in OFF state */ 1020d854a60SMarc Zyngier #define KVM_ARM_VCPU_EL1_32BIT 1 /* CPU running a 32bit VM */ 1037d0f84aaSAnup Patel #define KVM_ARM_VCPU_PSCI_0_2 2 /* CPU uses PSCI v0.2 */ 104808e7381SShannon Zhao #define KVM_ARM_VCPU_PMU_V3 3 /* Support guest PMUv3 */ 1059033bba4SDave Martin #define KVM_ARM_VCPU_SVE 4 /* enable SVE for this CPU */ 106dcd2e40cSMarc Zyngier 10754f81d0eSMarc Zyngier struct kvm_vcpu_init { 10854f81d0eSMarc Zyngier __u32 target; 10954f81d0eSMarc Zyngier __u32 features[7]; 11054f81d0eSMarc Zyngier }; 11154f81d0eSMarc Zyngier 11254f81d0eSMarc Zyngier struct kvm_sregs { 11354f81d0eSMarc Zyngier }; 11454f81d0eSMarc Zyngier 11554f81d0eSMarc Zyngier struct kvm_fpu { 11654f81d0eSMarc Zyngier }; 11754f81d0eSMarc Zyngier 11821b6f32fSAlex Bennée /* 11921b6f32fSAlex Bennée * See v8 ARM ARM D7.3: Debug Registers 12021b6f32fSAlex Bennée * 12121b6f32fSAlex Bennée * The architectural limit is 16 debug registers of each type although 12221b6f32fSAlex Bennée * in practice there are usually less (see ID_AA64DFR0_EL1). 12321b6f32fSAlex Bennée * 12421b6f32fSAlex Bennée * Although the control registers are architecturally defined as 32 12521b6f32fSAlex Bennée * bits wide we use a 64 bit structure here to keep parity with 12621b6f32fSAlex Bennée * KVM_GET/SET_ONE_REG behaviour which treats all system registers as 12721b6f32fSAlex Bennée * 64 bit values. It also allows for the possibility of the 12821b6f32fSAlex Bennée * architecture expanding the control registers without having to 12921b6f32fSAlex Bennée * change the userspace ABI. 13021b6f32fSAlex Bennée */ 13121b6f32fSAlex Bennée #define KVM_ARM_MAX_DBG_REGS 16 13254f81d0eSMarc Zyngier struct kvm_guest_debug_arch { 13321b6f32fSAlex Bennée __u64 dbg_bcr[KVM_ARM_MAX_DBG_REGS]; 13421b6f32fSAlex Bennée __u64 dbg_bvr[KVM_ARM_MAX_DBG_REGS]; 13521b6f32fSAlex Bennée __u64 dbg_wcr[KVM_ARM_MAX_DBG_REGS]; 13621b6f32fSAlex Bennée __u64 dbg_wvr[KVM_ARM_MAX_DBG_REGS]; 13754f81d0eSMarc Zyngier }; 13854f81d0eSMarc Zyngier 13954f81d0eSMarc Zyngier struct kvm_debug_exit_arch { 14021b6f32fSAlex Bennée __u32 hsr; 14121b6f32fSAlex Bennée __u64 far; /* used for watchpoints */ 14254f81d0eSMarc Zyngier }; 14354f81d0eSMarc Zyngier 14421b6f32fSAlex Bennée /* 14521b6f32fSAlex Bennée * Architecture specific defines for kvm_guest_debug->control 14621b6f32fSAlex Bennée */ 14721b6f32fSAlex Bennée 14821b6f32fSAlex Bennée #define KVM_GUESTDBG_USE_SW_BP (1 << 16) 14921b6f32fSAlex Bennée #define KVM_GUESTDBG_USE_HW (1 << 17) 15021b6f32fSAlex Bennée 15154f81d0eSMarc Zyngier struct kvm_sync_regs { 1523fe17e68SAlexander Graf /* Used with KVM_CAP_ARM_USER_IRQ */ 1533fe17e68SAlexander Graf __u64 device_irq_level; 15454f81d0eSMarc Zyngier }; 15554f81d0eSMarc Zyngier 15654f81d0eSMarc Zyngier struct kvm_arch_memory_slot { 15754f81d0eSMarc Zyngier }; 15854f81d0eSMarc Zyngier 159b7b27facSDongjiu Geng /* for KVM_GET/SET_VCPU_EVENTS */ 160b7b27facSDongjiu Geng struct kvm_vcpu_events { 161b7b27facSDongjiu Geng struct { 162b7b27facSDongjiu Geng __u8 serror_pending; 163b7b27facSDongjiu Geng __u8 serror_has_esr; 164b7b27facSDongjiu Geng /* Align it to 8 bytes */ 165b7b27facSDongjiu Geng __u8 pad[6]; 166b7b27facSDongjiu Geng __u64 serror_esr; 167b7b27facSDongjiu Geng } exception; 168b7b27facSDongjiu Geng __u32 reserved[12]; 169b7b27facSDongjiu Geng }; 170b7b27facSDongjiu Geng 1717c8c5e6aSMarc Zyngier /* If you need to interpret the index values, here is the key: */ 1727c8c5e6aSMarc Zyngier #define KVM_REG_ARM_COPROC_MASK 0x000000000FFF0000 1737c8c5e6aSMarc Zyngier #define KVM_REG_ARM_COPROC_SHIFT 16 1747c8c5e6aSMarc Zyngier 1757c8c5e6aSMarc Zyngier /* Normal registers are mapped as coprocessor 16. */ 1767c8c5e6aSMarc Zyngier #define KVM_REG_ARM_CORE (0x0010 << KVM_REG_ARM_COPROC_SHIFT) 1777c8c5e6aSMarc Zyngier #define KVM_REG_ARM_CORE_REG(name) (offsetof(struct kvm_regs, name) / sizeof(__u32)) 1787c8c5e6aSMarc Zyngier 1797c8c5e6aSMarc Zyngier /* Some registers need more space to represent values. */ 1807c8c5e6aSMarc Zyngier #define KVM_REG_ARM_DEMUX (0x0011 << KVM_REG_ARM_COPROC_SHIFT) 1817c8c5e6aSMarc Zyngier #define KVM_REG_ARM_DEMUX_ID_MASK 0x000000000000FF00 1827c8c5e6aSMarc Zyngier #define KVM_REG_ARM_DEMUX_ID_SHIFT 8 1837c8c5e6aSMarc Zyngier #define KVM_REG_ARM_DEMUX_ID_CCSIDR (0x00 << KVM_REG_ARM_DEMUX_ID_SHIFT) 1847c8c5e6aSMarc Zyngier #define KVM_REG_ARM_DEMUX_VAL_MASK 0x00000000000000FF 1857c8c5e6aSMarc Zyngier #define KVM_REG_ARM_DEMUX_VAL_SHIFT 0 1867c8c5e6aSMarc Zyngier 1877c8c5e6aSMarc Zyngier /* AArch64 system registers */ 1887c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG (0x0013 << KVM_REG_ARM_COPROC_SHIFT) 1897c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_OP0_MASK 0x000000000000c000 1907c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_OP0_SHIFT 14 1917c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_OP1_MASK 0x0000000000003800 1927c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_OP1_SHIFT 11 1937c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_CRN_MASK 0x0000000000000780 1947c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_CRN_SHIFT 7 1957c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_CRM_MASK 0x0000000000000078 1967c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_CRM_SHIFT 3 1977c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_OP2_MASK 0x0000000000000007 1987c8c5e6aSMarc Zyngier #define KVM_REG_ARM64_SYSREG_OP2_SHIFT 0 1997c8c5e6aSMarc Zyngier 20039735a3aSAndre Przywara #define ARM64_SYS_REG_SHIFT_MASK(x,n) \ 20139735a3aSAndre Przywara (((x) << KVM_REG_ARM64_SYSREG_ ## n ## _SHIFT) & \ 20239735a3aSAndre Przywara KVM_REG_ARM64_SYSREG_ ## n ## _MASK) 20339735a3aSAndre Przywara 20439735a3aSAndre Przywara #define __ARM64_SYS_REG(op0,op1,crn,crm,op2) \ 20539735a3aSAndre Przywara (KVM_REG_ARM64 | KVM_REG_ARM64_SYSREG | \ 20639735a3aSAndre Przywara ARM64_SYS_REG_SHIFT_MASK(op0, OP0) | \ 20739735a3aSAndre Przywara ARM64_SYS_REG_SHIFT_MASK(op1, OP1) | \ 20839735a3aSAndre Przywara ARM64_SYS_REG_SHIFT_MASK(crn, CRN) | \ 20939735a3aSAndre Przywara ARM64_SYS_REG_SHIFT_MASK(crm, CRM) | \ 21039735a3aSAndre Przywara ARM64_SYS_REG_SHIFT_MASK(op2, OP2)) 21139735a3aSAndre Przywara 21239735a3aSAndre Przywara #define ARM64_SYS_REG(...) (__ARM64_SYS_REG(__VA_ARGS__) | KVM_REG_SIZE_U64) 21339735a3aSAndre Przywara 2145c5196daSChristoffer Dall /* Physical Timer EL0 Registers */ 2155c5196daSChristoffer Dall #define KVM_REG_ARM_PTIMER_CTL ARM64_SYS_REG(3, 3, 14, 2, 1) 2165c5196daSChristoffer Dall #define KVM_REG_ARM_PTIMER_CVAL ARM64_SYS_REG(3, 3, 14, 2, 2) 2175c5196daSChristoffer Dall #define KVM_REG_ARM_PTIMER_CNT ARM64_SYS_REG(3, 3, 14, 0, 1) 2185c5196daSChristoffer Dall 2195c5196daSChristoffer Dall /* EL0 Virtual Timer Registers */ 22039735a3aSAndre Przywara #define KVM_REG_ARM_TIMER_CTL ARM64_SYS_REG(3, 3, 14, 3, 1) 22139735a3aSAndre Przywara #define KVM_REG_ARM_TIMER_CNT ARM64_SYS_REG(3, 3, 14, 3, 2) 22239735a3aSAndre Przywara #define KVM_REG_ARM_TIMER_CVAL ARM64_SYS_REG(3, 3, 14, 0, 2) 22339735a3aSAndre Przywara 22485bd0ba1SMarc Zyngier /* KVM-as-firmware specific pseudo-registers */ 22585bd0ba1SMarc Zyngier #define KVM_REG_ARM_FW (0x0014 << KVM_REG_ARM_COPROC_SHIFT) 22685bd0ba1SMarc Zyngier #define KVM_REG_ARM_FW_REG(r) (KVM_REG_ARM64 | KVM_REG_SIZE_U64 | \ 22785bd0ba1SMarc Zyngier KVM_REG_ARM_FW | ((r) & 0xffff)) 22885bd0ba1SMarc Zyngier #define KVM_REG_ARM_PSCI_VERSION KVM_REG_ARM_FW_REG(0) 22985bd0ba1SMarc Zyngier 230e1c9c983SDave Martin /* SVE registers */ 231e1c9c983SDave Martin #define KVM_REG_ARM64_SVE (0x15 << KVM_REG_ARM_COPROC_SHIFT) 232e1c9c983SDave Martin 233e1c9c983SDave Martin /* Z- and P-regs occupy blocks at the following offsets within this range: */ 234e1c9c983SDave Martin #define KVM_REG_ARM64_SVE_ZREG_BASE 0 235e1c9c983SDave Martin #define KVM_REG_ARM64_SVE_PREG_BASE 0x400 236e1c9c983SDave Martin 237e1c9c983SDave Martin #define KVM_REG_ARM64_SVE_ZREG(n, i) (KVM_REG_ARM64 | KVM_REG_ARM64_SVE | \ 238e1c9c983SDave Martin KVM_REG_ARM64_SVE_ZREG_BASE | \ 239e1c9c983SDave Martin KVM_REG_SIZE_U2048 | \ 240e1c9c983SDave Martin ((n) << 5) | (i)) 241e1c9c983SDave Martin #define KVM_REG_ARM64_SVE_PREG(n, i) (KVM_REG_ARM64 | KVM_REG_ARM64_SVE | \ 242e1c9c983SDave Martin KVM_REG_ARM64_SVE_PREG_BASE | \ 243e1c9c983SDave Martin KVM_REG_SIZE_U256 | \ 244e1c9c983SDave Martin ((n) << 5) | (i)) 245e1c9c983SDave Martin #define KVM_REG_ARM64_SVE_FFR(i) KVM_REG_ARM64_SVE_PREG(16, i) 246e1c9c983SDave Martin 2479033bba4SDave Martin /* Vector lengths pseudo-register: */ 2489033bba4SDave Martin #define KVM_REG_ARM64_SVE_VLS (KVM_REG_ARM64 | KVM_REG_ARM64_SVE | \ 2499033bba4SDave Martin KVM_REG_SIZE_U512 | 0xffff) 2509033bba4SDave Martin 2512a2f3e26SChristoffer Dall /* Device Control API: ARM VGIC */ 2522a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_GRP_ADDR 0 2532a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_GRP_DIST_REGS 1 2542a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_GRP_CPU_REGS 2 2552a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_CPUID_SHIFT 32 2562a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_CPUID_MASK (0xffULL << KVM_DEV_ARM_VGIC_CPUID_SHIFT) 25794574c94SVijaya Kumar K #define KVM_DEV_ARM_VGIC_V3_MPIDR_SHIFT 32 25894574c94SVijaya Kumar K #define KVM_DEV_ARM_VGIC_V3_MPIDR_MASK \ 25994574c94SVijaya Kumar K (0xffffffffULL << KVM_DEV_ARM_VGIC_V3_MPIDR_SHIFT) 2602a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_OFFSET_SHIFT 0 2612a2f3e26SChristoffer Dall #define KVM_DEV_ARM_VGIC_OFFSET_MASK (0xffffffffULL << KVM_DEV_ARM_VGIC_OFFSET_SHIFT) 262d017d7b0SVijaya Kumar K #define KVM_DEV_ARM_VGIC_SYSREG_INSTR_MASK (0xffff) 263a98f26f1SMarc Zyngier #define KVM_DEV_ARM_VGIC_GRP_NR_IRQS 3 264065c0034SEric Auger #define KVM_DEV_ARM_VGIC_GRP_CTRL 4 26594574c94SVijaya Kumar K #define KVM_DEV_ARM_VGIC_GRP_REDIST_REGS 5 266d017d7b0SVijaya Kumar K #define KVM_DEV_ARM_VGIC_GRP_CPU_SYSREGS 6 267e96a006cSVijaya Kumar K #define KVM_DEV_ARM_VGIC_GRP_LEVEL_INFO 7 268876ae234SEric Auger #define KVM_DEV_ARM_VGIC_GRP_ITS_REGS 8 269e96a006cSVijaya Kumar K #define KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_SHIFT 10 270e96a006cSVijaya Kumar K #define KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_MASK \ 271e96a006cSVijaya Kumar K (0x3fffffULL << KVM_DEV_ARM_VGIC_LINE_LEVEL_INFO_SHIFT) 272e96a006cSVijaya Kumar K #define KVM_DEV_ARM_VGIC_LINE_LEVEL_INTID_MASK 0x3ff 273e96a006cSVijaya Kumar K #define VGIC_LEVEL_INFO_LINE_LEVEL 0 274d017d7b0SVijaya Kumar K 275065c0034SEric Auger #define KVM_DEV_ARM_VGIC_CTRL_INIT 0 2763b65808fSEric Auger #define KVM_DEV_ARM_ITS_SAVE_TABLES 1 2773b65808fSEric Auger #define KVM_DEV_ARM_ITS_RESTORE_TABLES 2 27828077125SEric Auger #define KVM_DEV_ARM_VGIC_SAVE_PENDING_TABLES 3 2793eb4271bSEric Auger #define KVM_DEV_ARM_ITS_CTRL_RESET 4 2802a2f3e26SChristoffer Dall 281bb0c70bcSShannon Zhao /* Device Control API on vcpu fd */ 282bb0c70bcSShannon Zhao #define KVM_ARM_VCPU_PMU_V3_CTRL 0 283bb0c70bcSShannon Zhao #define KVM_ARM_VCPU_PMU_V3_IRQ 0 284bb0c70bcSShannon Zhao #define KVM_ARM_VCPU_PMU_V3_INIT 1 28599a1db7aSChristoffer Dall #define KVM_ARM_VCPU_TIMER_CTRL 1 28699a1db7aSChristoffer Dall #define KVM_ARM_VCPU_TIMER_IRQ_VTIMER 0 28799a1db7aSChristoffer Dall #define KVM_ARM_VCPU_TIMER_IRQ_PTIMER 1 288bb0c70bcSShannon Zhao 28954f81d0eSMarc Zyngier /* KVM_IRQ_LINE irq field index values */ 29054f81d0eSMarc Zyngier #define KVM_ARM_IRQ_TYPE_SHIFT 24 29154f81d0eSMarc Zyngier #define KVM_ARM_IRQ_TYPE_MASK 0xff 29254f81d0eSMarc Zyngier #define KVM_ARM_IRQ_VCPU_SHIFT 16 29354f81d0eSMarc Zyngier #define KVM_ARM_IRQ_VCPU_MASK 0xff 29454f81d0eSMarc Zyngier #define KVM_ARM_IRQ_NUM_SHIFT 0 29554f81d0eSMarc Zyngier #define KVM_ARM_IRQ_NUM_MASK 0xffff 29654f81d0eSMarc Zyngier 29754f81d0eSMarc Zyngier /* irq_type field */ 29854f81d0eSMarc Zyngier #define KVM_ARM_IRQ_TYPE_CPU 0 29954f81d0eSMarc Zyngier #define KVM_ARM_IRQ_TYPE_SPI 1 30054f81d0eSMarc Zyngier #define KVM_ARM_IRQ_TYPE_PPI 2 30154f81d0eSMarc Zyngier 30254f81d0eSMarc Zyngier /* out-of-kernel GIC cpu interrupt injection irq_number field */ 30354f81d0eSMarc Zyngier #define KVM_ARM_IRQ_CPU_IRQ 0 30454f81d0eSMarc Zyngier #define KVM_ARM_IRQ_CPU_FIQ 1 30554f81d0eSMarc Zyngier 306fd1d0ddfSAndre Przywara /* 307fd1d0ddfSAndre Przywara * This used to hold the highest supported SPI, but it is now obsolete 308fd1d0ddfSAndre Przywara * and only here to provide source code level compatibility with older 309fd1d0ddfSAndre Przywara * userland. The highest SPI number can be set via KVM_DEV_ARM_VGIC_GRP_NR_IRQS. 310fd1d0ddfSAndre Przywara */ 311fd1d0ddfSAndre Przywara #ifndef __KERNEL__ 31254f81d0eSMarc Zyngier #define KVM_ARM_IRQ_GIC_MAX 127 313fd1d0ddfSAndre Przywara #endif 31454f81d0eSMarc Zyngier 315174178feSEric Auger /* One single KVM irqchip, ie. the VGIC */ 316174178feSEric Auger #define KVM_NR_IRQCHIPS 1 317174178feSEric Auger 318dcd2e40cSMarc Zyngier /* PSCI interface */ 319dcd2e40cSMarc Zyngier #define KVM_PSCI_FN_BASE 0x95c1ba5e 320dcd2e40cSMarc Zyngier #define KVM_PSCI_FN(n) (KVM_PSCI_FN_BASE + (n)) 321dcd2e40cSMarc Zyngier 322dcd2e40cSMarc Zyngier #define KVM_PSCI_FN_CPU_SUSPEND KVM_PSCI_FN(0) 323dcd2e40cSMarc Zyngier #define KVM_PSCI_FN_CPU_OFF KVM_PSCI_FN(1) 324dcd2e40cSMarc Zyngier #define KVM_PSCI_FN_CPU_ON KVM_PSCI_FN(2) 325dcd2e40cSMarc Zyngier #define KVM_PSCI_FN_MIGRATE KVM_PSCI_FN(3) 326dcd2e40cSMarc Zyngier 3277d0f84aaSAnup Patel #define KVM_PSCI_RET_SUCCESS PSCI_RET_SUCCESS 3287d0f84aaSAnup Patel #define KVM_PSCI_RET_NI PSCI_RET_NOT_SUPPORTED 3297d0f84aaSAnup Patel #define KVM_PSCI_RET_INVAL PSCI_RET_INVALID_PARAMS 3307d0f84aaSAnup Patel #define KVM_PSCI_RET_DENIED PSCI_RET_DENIED 331dcd2e40cSMarc Zyngier 33254f81d0eSMarc Zyngier #endif 33354f81d0eSMarc Zyngier 33454f81d0eSMarc Zyngier #endif /* __ARM_KVM_H__ */ 335