1c0ef6326SSuzuki K Poulose /* 2c0ef6326SSuzuki K Poulose * Copyright (C) 2016 - ARM Ltd 3c0ef6326SSuzuki K Poulose * 4c0ef6326SSuzuki K Poulose * stage2 page table helpers 5c0ef6326SSuzuki K Poulose * 6c0ef6326SSuzuki K Poulose * This program is free software; you can redistribute it and/or modify 7c0ef6326SSuzuki K Poulose * it under the terms of the GNU General Public License version 2 as 8c0ef6326SSuzuki K Poulose * published by the Free Software Foundation. 9c0ef6326SSuzuki K Poulose * 10c0ef6326SSuzuki K Poulose * This program is distributed in the hope that it will be useful, 11c0ef6326SSuzuki K Poulose * but WITHOUT ANY WARRANTY; without even the implied warranty of 12c0ef6326SSuzuki K Poulose * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 13c0ef6326SSuzuki K Poulose * GNU General Public License for more details. 14c0ef6326SSuzuki K Poulose * 15c0ef6326SSuzuki K Poulose * You should have received a copy of the GNU General Public License 16c0ef6326SSuzuki K Poulose * along with this program. If not, see <http://www.gnu.org/licenses/>. 17c0ef6326SSuzuki K Poulose */ 18c0ef6326SSuzuki K Poulose 19c0ef6326SSuzuki K Poulose #ifndef __ARM64_S2_PGTABLE_H_ 20c0ef6326SSuzuki K Poulose #define __ARM64_S2_PGTABLE_H_ 21c0ef6326SSuzuki K Poulose 22c0ef6326SSuzuki K Poulose #include <asm/pgtable.h> 23c0ef6326SSuzuki K Poulose 24c0ef6326SSuzuki K Poulose /* 25da04fa04SSuzuki K Poulose * The hardware supports concatenation of up to 16 tables at stage2 entry level 26da04fa04SSuzuki K Poulose * and we use the feature whenever possible. 27da04fa04SSuzuki K Poulose * 28da04fa04SSuzuki K Poulose * Now, the minimum number of bits resolved at any level is (PAGE_SHIFT - 3). 29da04fa04SSuzuki K Poulose * On arm64, the smallest PAGE_SIZE supported is 4k, which means 30da04fa04SSuzuki K Poulose * (PAGE_SHIFT - 3) > 4 holds for all page sizes. 31da04fa04SSuzuki K Poulose * This implies, the total number of page table levels at stage2 expected 32da04fa04SSuzuki K Poulose * by the hardware is actually the number of levels required for (KVM_PHYS_SHIFT - 4) 33da04fa04SSuzuki K Poulose * in normal translations(e.g, stage1), since we cannot have another level in 34da04fa04SSuzuki K Poulose * the range (KVM_PHYS_SHIFT, KVM_PHYS_SHIFT - 4). 35c0ef6326SSuzuki K Poulose */ 36da04fa04SSuzuki K Poulose #define STAGE2_PGTABLE_LEVELS ARM64_HW_PGTABLE_LEVELS(KVM_PHYS_SHIFT - 4) 37c0ef6326SSuzuki K Poulose 38c0ef6326SSuzuki K Poulose /* 39da04fa04SSuzuki K Poulose * With all the supported VA_BITs and 40bit guest IPA, the following condition 40da04fa04SSuzuki K Poulose * is always true: 41da04fa04SSuzuki K Poulose * 42da04fa04SSuzuki K Poulose * STAGE2_PGTABLE_LEVELS <= CONFIG_PGTABLE_LEVELS 43da04fa04SSuzuki K Poulose * 44da04fa04SSuzuki K Poulose * We base our stage-2 page table walker helpers on this assumption and 45da04fa04SSuzuki K Poulose * fall back to using the host version of the helper wherever possible. 46da04fa04SSuzuki K Poulose * i.e, if a particular level is not folded (e.g, PUD) at stage2, we fall back 47da04fa04SSuzuki K Poulose * to using the host version, since it is guaranteed it is not folded at host. 48da04fa04SSuzuki K Poulose * 49da04fa04SSuzuki K Poulose * If the condition breaks in the future, we can rearrange the host level 50da04fa04SSuzuki K Poulose * definitions and reuse them for stage2. Till then... 51c0ef6326SSuzuki K Poulose */ 52da04fa04SSuzuki K Poulose #if STAGE2_PGTABLE_LEVELS > CONFIG_PGTABLE_LEVELS 53da04fa04SSuzuki K Poulose #error "Unsupported combination of guest IPA and host VA_BITS." 54c0ef6326SSuzuki K Poulose #endif 55c0ef6326SSuzuki K Poulose 56da04fa04SSuzuki K Poulose /* S2_PGDIR_SHIFT is the size mapped by top-level stage2 entry */ 57da04fa04SSuzuki K Poulose #define S2_PGDIR_SHIFT ARM64_HW_PGTABLE_LEVEL_SHIFT(4 - STAGE2_PGTABLE_LEVELS) 58e55cac5bSSuzuki K Poulose #define S2_PGDIR_SIZE (1UL << S2_PGDIR_SHIFT) 59da04fa04SSuzuki K Poulose #define S2_PGDIR_MASK (~(S2_PGDIR_SIZE - 1)) 60da04fa04SSuzuki K Poulose 61da04fa04SSuzuki K Poulose /* 62da04fa04SSuzuki K Poulose * The number of PTRS across all concatenated stage2 tables given by the 63da04fa04SSuzuki K Poulose * number of bits resolved at the initial level. 64da04fa04SSuzuki K Poulose */ 65da04fa04SSuzuki K Poulose #define PTRS_PER_S2_PGD (1 << (KVM_PHYS_SHIFT - S2_PGDIR_SHIFT)) 66da04fa04SSuzuki K Poulose 67da04fa04SSuzuki K Poulose /* 68e55cac5bSSuzuki K Poulose * kvm_mmmu_cache_min_pages() is the number of pages required to install 69e55cac5bSSuzuki K Poulose * a stage-2 translation. We pre-allocate the entry level page table at 70e55cac5bSSuzuki K Poulose * the VM creation. 71da04fa04SSuzuki K Poulose */ 72e55cac5bSSuzuki K Poulose #define kvm_mmu_cache_min_pages(kvm) (STAGE2_PGTABLE_LEVELS - 1) 73da04fa04SSuzuki K Poulose 74da04fa04SSuzuki K Poulose 75da04fa04SSuzuki K Poulose #if STAGE2_PGTABLE_LEVELS > 3 76da04fa04SSuzuki K Poulose 77da04fa04SSuzuki K Poulose #define S2_PUD_SHIFT ARM64_HW_PGTABLE_LEVEL_SHIFT(1) 78e55cac5bSSuzuki K Poulose #define S2_PUD_SIZE (1UL << S2_PUD_SHIFT) 79da04fa04SSuzuki K Poulose #define S2_PUD_MASK (~(S2_PUD_SIZE - 1)) 80da04fa04SSuzuki K Poulose 81e55cac5bSSuzuki K Poulose #define stage2_pgd_none(kvm, pgd) pgd_none(pgd) 82e55cac5bSSuzuki K Poulose #define stage2_pgd_clear(kvm, pgd) pgd_clear(pgd) 83e55cac5bSSuzuki K Poulose #define stage2_pgd_present(kvm, pgd) pgd_present(pgd) 84e55cac5bSSuzuki K Poulose #define stage2_pgd_populate(kvm, pgd, pud) pgd_populate(NULL, pgd, pud) 85e55cac5bSSuzuki K Poulose #define stage2_pud_offset(kvm, pgd, address) pud_offset(pgd, address) 86e55cac5bSSuzuki K Poulose #define stage2_pud_free(kvm, pud) pud_free(NULL, pud) 87c0ef6326SSuzuki K Poulose 88e55cac5bSSuzuki K Poulose #define stage2_pud_table_empty(kvm, pudp) kvm_page_empty(pudp) 89da04fa04SSuzuki K Poulose 90e55cac5bSSuzuki K Poulose static inline phys_addr_t 91e55cac5bSSuzuki K Poulose stage2_pud_addr_end(struct kvm *kvm, phys_addr_t addr, phys_addr_t end) 92da04fa04SSuzuki K Poulose { 93da04fa04SSuzuki K Poulose phys_addr_t boundary = (addr + S2_PUD_SIZE) & S2_PUD_MASK; 94da04fa04SSuzuki K Poulose 95da04fa04SSuzuki K Poulose return (boundary - 1 < end - 1) ? boundary : end; 96da04fa04SSuzuki K Poulose } 97da04fa04SSuzuki K Poulose 98da04fa04SSuzuki K Poulose #endif /* STAGE2_PGTABLE_LEVELS > 3 */ 99da04fa04SSuzuki K Poulose 100da04fa04SSuzuki K Poulose 101da04fa04SSuzuki K Poulose #if STAGE2_PGTABLE_LEVELS > 2 102da04fa04SSuzuki K Poulose 103da04fa04SSuzuki K Poulose #define S2_PMD_SHIFT ARM64_HW_PGTABLE_LEVEL_SHIFT(2) 104e55cac5bSSuzuki K Poulose #define S2_PMD_SIZE (1UL << S2_PMD_SHIFT) 105da04fa04SSuzuki K Poulose #define S2_PMD_MASK (~(S2_PMD_SIZE - 1)) 106da04fa04SSuzuki K Poulose 107e55cac5bSSuzuki K Poulose #define stage2_pud_none(kvm, pud) pud_none(pud) 108e55cac5bSSuzuki K Poulose #define stage2_pud_clear(kvm, pud) pud_clear(pud) 109e55cac5bSSuzuki K Poulose #define stage2_pud_present(kvm, pud) pud_present(pud) 110e55cac5bSSuzuki K Poulose #define stage2_pud_populate(kvm, pud, pmd) pud_populate(NULL, pud, pmd) 111e55cac5bSSuzuki K Poulose #define stage2_pmd_offset(kvm, pud, address) pmd_offset(pud, address) 112e55cac5bSSuzuki K Poulose #define stage2_pmd_free(kvm, pmd) pmd_free(NULL, pmd) 113c0ef6326SSuzuki K Poulose 114e55cac5bSSuzuki K Poulose #define stage2_pud_huge(kvm, pud) pud_huge(pud) 115e55cac5bSSuzuki K Poulose #define stage2_pmd_table_empty(kvm, pmdp) kvm_page_empty(pmdp) 116c0ef6326SSuzuki K Poulose 117e55cac5bSSuzuki K Poulose static inline phys_addr_t 118e55cac5bSSuzuki K Poulose stage2_pmd_addr_end(struct kvm *kvm, phys_addr_t addr, phys_addr_t end) 119da04fa04SSuzuki K Poulose { 120da04fa04SSuzuki K Poulose phys_addr_t boundary = (addr + S2_PMD_SIZE) & S2_PMD_MASK; 121da04fa04SSuzuki K Poulose 122da04fa04SSuzuki K Poulose return (boundary - 1 < end - 1) ? boundary : end; 123da04fa04SSuzuki K Poulose } 124da04fa04SSuzuki K Poulose 125da04fa04SSuzuki K Poulose #endif /* STAGE2_PGTABLE_LEVELS > 2 */ 126c0ef6326SSuzuki K Poulose 127e55cac5bSSuzuki K Poulose #define stage2_pte_table_empty(kvm, ptep) kvm_page_empty(ptep) 128da04fa04SSuzuki K Poulose 129da04fa04SSuzuki K Poulose #if STAGE2_PGTABLE_LEVELS == 2 130da04fa04SSuzuki K Poulose #include <asm/stage2_pgtable-nopmd.h> 131da04fa04SSuzuki K Poulose #elif STAGE2_PGTABLE_LEVELS == 3 132da04fa04SSuzuki K Poulose #include <asm/stage2_pgtable-nopud.h> 133c0ef6326SSuzuki K Poulose #endif 134c0ef6326SSuzuki K Poulose 135e55cac5bSSuzuki K Poulose #define stage2_pgd_size(kvm) (PTRS_PER_S2_PGD * sizeof(pgd_t)) 136c0ef6326SSuzuki K Poulose 137e55cac5bSSuzuki K Poulose #define stage2_pgd_index(kvm, addr) \ 138e55cac5bSSuzuki K Poulose (((addr) >> S2_PGDIR_SHIFT) & (PTRS_PER_S2_PGD - 1)) 139da04fa04SSuzuki K Poulose 140e55cac5bSSuzuki K Poulose static inline phys_addr_t 141e55cac5bSSuzuki K Poulose stage2_pgd_addr_end(struct kvm *kvm, phys_addr_t addr, phys_addr_t end) 142da04fa04SSuzuki K Poulose { 143da04fa04SSuzuki K Poulose phys_addr_t boundary = (addr + S2_PGDIR_SIZE) & S2_PGDIR_MASK; 144da04fa04SSuzuki K Poulose 145da04fa04SSuzuki K Poulose return (boundary - 1 < end - 1) ? boundary : end; 146da04fa04SSuzuki K Poulose } 147c0ef6326SSuzuki K Poulose 148c0ef6326SSuzuki K Poulose #endif /* __ARM64_S2_PGTABLE_H_ */ 149