17a180f56SJagan Teki// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
27a180f56SJagan Teki/*
37a180f56SJagan Teki * Copyright (c) 2020 Engicam srl
47a180f56SJagan Teki * Copyright (c) 2020 Amarula Solutions
57a180f56SJagan Teki * Copyright (c) 2020 Amarula Solutions(India)
67a180f56SJagan Teki */
77a180f56SJagan Teki
87a180f56SJagan Teki/ {
97a180f56SJagan Teki	vcc5v0_sys: vcc5v0-sys {
107a180f56SJagan Teki		compatible = "regulator-fixed";
117a180f56SJagan Teki		regulator-name = "vcc5v0_sys";	/* +5V */
127a180f56SJagan Teki		regulator-always-on;
137a180f56SJagan Teki		regulator-boot-on;
147a180f56SJagan Teki		regulator-min-microvolt = <5000000>;
157a180f56SJagan Teki		regulator-max-microvolt = <5000000>;
167a180f56SJagan Teki	};
17*93a4e7d1SSuniel Mahesh
18*93a4e7d1SSuniel Mahesh	sdio_pwrseq: sdio-pwrseq {
19*93a4e7d1SSuniel Mahesh		compatible = "mmc-pwrseq-simple";
20*93a4e7d1SSuniel Mahesh		clocks = <&xin32k>;
21*93a4e7d1SSuniel Mahesh		clock-names = "ext_clock";
22*93a4e7d1SSuniel Mahesh		post-power-on-delay-ms = <80>;
23*93a4e7d1SSuniel Mahesh		pinctrl-names = "default";
24*93a4e7d1SSuniel Mahesh		pinctrl-0 = <&wifi_enable_h>;
25*93a4e7d1SSuniel Mahesh	};
26*93a4e7d1SSuniel Mahesh
27*93a4e7d1SSuniel Mahesh	vcc3v3_rf_aux_mod: vcc3v3-rf-aux-mod {
28*93a4e7d1SSuniel Mahesh		compatible = "regulator-fixed";
29*93a4e7d1SSuniel Mahesh		regulator-name = "vcc3v3_rf_aux_mod";
30*93a4e7d1SSuniel Mahesh		regulator-min-microvolt = <3300000>;
31*93a4e7d1SSuniel Mahesh		regulator-max-microvolt = <3300000>;
32*93a4e7d1SSuniel Mahesh		regulator-always-on;
33*93a4e7d1SSuniel Mahesh		regulator-boot-on;
34*93a4e7d1SSuniel Mahesh		vin-supply = <&vcc5v0_sys>;
35*93a4e7d1SSuniel Mahesh	};
36*93a4e7d1SSuniel Mahesh
37*93a4e7d1SSuniel Mahesh	xin32k: xin32k {
38*93a4e7d1SSuniel Mahesh		compatible = "fixed-clock";
39*93a4e7d1SSuniel Mahesh		#clock-cells = <0>;
40*93a4e7d1SSuniel Mahesh		clock-frequency = <32768>;
41*93a4e7d1SSuniel Mahesh		clock-output-names = "xin32k";
42*93a4e7d1SSuniel Mahesh	};
43*93a4e7d1SSuniel Mahesh};
44*93a4e7d1SSuniel Mahesh
45*93a4e7d1SSuniel Mahesh&sdio {
46*93a4e7d1SSuniel Mahesh	#address-cells = <1>;
47*93a4e7d1SSuniel Mahesh	#size-cells = <0>;
48*93a4e7d1SSuniel Mahesh	bus-width = <4>;
49*93a4e7d1SSuniel Mahesh	clock-frequency = <50000000>;
50*93a4e7d1SSuniel Mahesh	cap-sdio-irq;
51*93a4e7d1SSuniel Mahesh	cap-sd-highspeed;
52*93a4e7d1SSuniel Mahesh	keep-power-in-suspend;
53*93a4e7d1SSuniel Mahesh	mmc-pwrseq = <&sdio_pwrseq>;
54*93a4e7d1SSuniel Mahesh	non-removable;
55*93a4e7d1SSuniel Mahesh	sd-uhs-sdr104;
56*93a4e7d1SSuniel Mahesh	status = "okay";
57*93a4e7d1SSuniel Mahesh
58*93a4e7d1SSuniel Mahesh	brcmf: wifi@1 {
59*93a4e7d1SSuniel Mahesh		compatible = "brcm,bcm4329-fmac";
60*93a4e7d1SSuniel Mahesh		reg = <1>;
61*93a4e7d1SSuniel Mahesh	};
627a180f56SJagan Teki};
637a180f56SJagan Teki
647a180f56SJagan Teki&gmac {
657a180f56SJagan Teki	clock_in_out = "output";
667a180f56SJagan Teki	phy-supply = <&vcc_3v3>;	/* +3V3_SOM */
677a180f56SJagan Teki	snps,reset-active-low;
687a180f56SJagan Teki	snps,reset-delays-us = <0 50000 50000>;
697a180f56SJagan Teki	snps,reset-gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>;
707a180f56SJagan Teki	status = "okay";
717a180f56SJagan Teki};
727a180f56SJagan Teki
7387761edeSJagan Teki&pwm0 {
7487761edeSJagan Teki	status = "okay";
7587761edeSJagan Teki};
7687761edeSJagan Teki
777a180f56SJagan Teki&sdmmc {
787a180f56SJagan Teki	cap-sd-highspeed;
797a180f56SJagan Teki	card-detect-delay = <800>;
807a180f56SJagan Teki	vmmc-supply = <&vcc_3v3>;	/* +3V3_SOM */
817a180f56SJagan Teki	vqmmc-supply = <&vcc_3v3>;
827a180f56SJagan Teki	status = "okay";
837a180f56SJagan Teki};
847a180f56SJagan Teki
854548ea02SJagan Teki&u2phy {
864548ea02SJagan Teki	status = "okay";
874548ea02SJagan Teki
884548ea02SJagan Teki	u2phy_host: host-port {
894548ea02SJagan Teki		status = "okay";
904548ea02SJagan Teki	};
914548ea02SJagan Teki
924548ea02SJagan Teki	u2phy_otg: otg-port {
934548ea02SJagan Teki		status = "okay";
944548ea02SJagan Teki	};
954548ea02SJagan Teki};
964548ea02SJagan Teki
977a180f56SJagan Teki&uart2 {
987a180f56SJagan Teki	pinctrl-0 = <&uart2m1_xfer>;
997a180f56SJagan Teki	status = "okay";
1007a180f56SJagan Teki};
1014548ea02SJagan Teki
1024548ea02SJagan Teki&usb20_otg {
1034548ea02SJagan Teki	status = "okay";
1044548ea02SJagan Teki};
1054548ea02SJagan Teki
1064548ea02SJagan Teki&usb_host0_ehci {
1074548ea02SJagan Teki	status = "okay";
1084548ea02SJagan Teki};
1094548ea02SJagan Teki
1104548ea02SJagan Teki&usb_host0_ohci {
1114548ea02SJagan Teki	status = "okay";
1124548ea02SJagan Teki};
113