1e13c6d14SVinod Koul// SPDX-License-Identifier: BSD-3-Clause 2e13c6d14SVinod Koul/* 3e13c6d14SVinod Koul * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved. 4e13c6d14SVinod Koul * Copyright (c) 2019, Linaro Limited 5e13c6d14SVinod Koul */ 6e13c6d14SVinod Koul 7e13c6d14SVinod Koul#include <dt-bindings/interrupt-controller/arm-gic.h> 8e13c6d14SVinod Koul#include <dt-bindings/soc/qcom,rpmh-rsc.h> 9e13c6d14SVinod Koul#include <dt-bindings/clock/qcom,rpmh.h> 10d6f55763SVinod Koul#include <dt-bindings/clock/qcom,gcc-sm8150.h> 11e13c6d14SVinod Koul 12e13c6d14SVinod Koul/ { 13e13c6d14SVinod Koul interrupt-parent = <&intc>; 14e13c6d14SVinod Koul 15e13c6d14SVinod Koul #address-cells = <2>; 16e13c6d14SVinod Koul #size-cells = <2>; 17e13c6d14SVinod Koul 18e13c6d14SVinod Koul chosen { }; 19e13c6d14SVinod Koul 20e13c6d14SVinod Koul clocks { 21e13c6d14SVinod Koul xo_board: xo-board { 22e13c6d14SVinod Koul compatible = "fixed-clock"; 23e13c6d14SVinod Koul #clock-cells = <0>; 24e13c6d14SVinod Koul clock-frequency = <38400000>; 25e13c6d14SVinod Koul clock-output-names = "xo_board"; 26e13c6d14SVinod Koul }; 27e13c6d14SVinod Koul 28e13c6d14SVinod Koul sleep_clk: sleep-clk { 29e13c6d14SVinod Koul compatible = "fixed-clock"; 30e13c6d14SVinod Koul #clock-cells = <0>; 31e13c6d14SVinod Koul clock-frequency = <32764>; 32e13c6d14SVinod Koul clock-output-names = "sleep_clk"; 33e13c6d14SVinod Koul }; 34e13c6d14SVinod Koul }; 35e13c6d14SVinod Koul 36e13c6d14SVinod Koul cpus { 37e13c6d14SVinod Koul #address-cells = <2>; 38e13c6d14SVinod Koul #size-cells = <0>; 39e13c6d14SVinod Koul 40e13c6d14SVinod Koul CPU0: cpu@0 { 41e13c6d14SVinod Koul device_type = "cpu"; 42e13c6d14SVinod Koul compatible = "qcom,kryo485"; 43e13c6d14SVinod Koul reg = <0x0 0x0>; 44e13c6d14SVinod Koul enable-method = "psci"; 45e13c6d14SVinod Koul next-level-cache = <&L2_0>; 46e13c6d14SVinod Koul L2_0: l2-cache { 47e13c6d14SVinod Koul compatible = "cache"; 48e13c6d14SVinod Koul next-level-cache = <&L3_0>; 49e13c6d14SVinod Koul L3_0: l3-cache { 50e13c6d14SVinod Koul compatible = "cache"; 51e13c6d14SVinod Koul }; 52e13c6d14SVinod Koul }; 53e13c6d14SVinod Koul }; 54e13c6d14SVinod Koul 55e13c6d14SVinod Koul CPU1: cpu@100 { 56e13c6d14SVinod Koul device_type = "cpu"; 57e13c6d14SVinod Koul compatible = "qcom,kryo485"; 58e13c6d14SVinod Koul reg = <0x0 0x100>; 59e13c6d14SVinod Koul enable-method = "psci"; 60e13c6d14SVinod Koul next-level-cache = <&L2_100>; 61e13c6d14SVinod Koul L2_100: l2-cache { 62e13c6d14SVinod Koul compatible = "cache"; 63e13c6d14SVinod Koul next-level-cache = <&L3_0>; 64e13c6d14SVinod Koul }; 65e13c6d14SVinod Koul 66e13c6d14SVinod Koul }; 67e13c6d14SVinod Koul 68e13c6d14SVinod Koul CPU2: cpu@200 { 69e13c6d14SVinod Koul device_type = "cpu"; 70e13c6d14SVinod Koul compatible = "qcom,kryo485"; 71e13c6d14SVinod Koul reg = <0x0 0x200>; 72e13c6d14SVinod Koul enable-method = "psci"; 73e13c6d14SVinod Koul next-level-cache = <&L2_200>; 74e13c6d14SVinod Koul L2_200: l2-cache { 75e13c6d14SVinod Koul compatible = "cache"; 76e13c6d14SVinod Koul next-level-cache = <&L3_0>; 77e13c6d14SVinod Koul }; 78e13c6d14SVinod Koul }; 79e13c6d14SVinod Koul 80e13c6d14SVinod Koul CPU3: cpu@300 { 81e13c6d14SVinod Koul device_type = "cpu"; 82e13c6d14SVinod Koul compatible = "qcom,kryo485"; 83e13c6d14SVinod Koul reg = <0x0 0x300>; 84e13c6d14SVinod Koul enable-method = "psci"; 85e13c6d14SVinod Koul next-level-cache = <&L2_300>; 86e13c6d14SVinod Koul L2_300: l2-cache { 87e13c6d14SVinod Koul compatible = "cache"; 88e13c6d14SVinod Koul next-level-cache = <&L3_0>; 89e13c6d14SVinod Koul }; 90e13c6d14SVinod Koul }; 91e13c6d14SVinod Koul 92e13c6d14SVinod Koul CPU4: cpu@400 { 93e13c6d14SVinod Koul device_type = "cpu"; 94e13c6d14SVinod Koul compatible = "qcom,kryo485"; 95e13c6d14SVinod Koul reg = <0x0 0x400>; 96e13c6d14SVinod Koul enable-method = "psci"; 97e13c6d14SVinod Koul next-level-cache = <&L2_400>; 98e13c6d14SVinod Koul L2_400: l2-cache { 99e13c6d14SVinod Koul compatible = "cache"; 100e13c6d14SVinod Koul next-level-cache = <&L3_0>; 101e13c6d14SVinod Koul }; 102e13c6d14SVinod Koul }; 103e13c6d14SVinod Koul 104e13c6d14SVinod Koul CPU5: cpu@500 { 105e13c6d14SVinod Koul device_type = "cpu"; 106e13c6d14SVinod Koul compatible = "qcom,kryo485"; 107e13c6d14SVinod Koul reg = <0x0 0x500>; 108e13c6d14SVinod Koul enable-method = "psci"; 109e13c6d14SVinod Koul next-level-cache = <&L2_500>; 110e13c6d14SVinod Koul L2_500: l2-cache { 111e13c6d14SVinod Koul compatible = "cache"; 112e13c6d14SVinod Koul next-level-cache = <&L3_0>; 113e13c6d14SVinod Koul }; 114e13c6d14SVinod Koul }; 115e13c6d14SVinod Koul 116e13c6d14SVinod Koul CPU6: cpu@600 { 117e13c6d14SVinod Koul device_type = "cpu"; 118e13c6d14SVinod Koul compatible = "qcom,kryo485"; 119e13c6d14SVinod Koul reg = <0x0 0x600>; 120e13c6d14SVinod Koul enable-method = "psci"; 121e13c6d14SVinod Koul next-level-cache = <&L2_600>; 122e13c6d14SVinod Koul L2_600: l2-cache { 123e13c6d14SVinod Koul compatible = "cache"; 124e13c6d14SVinod Koul next-level-cache = <&L3_0>; 125e13c6d14SVinod Koul }; 126e13c6d14SVinod Koul }; 127e13c6d14SVinod Koul 128e13c6d14SVinod Koul CPU7: cpu@700 { 129e13c6d14SVinod Koul device_type = "cpu"; 130e13c6d14SVinod Koul compatible = "qcom,kryo485"; 131e13c6d14SVinod Koul reg = <0x0 0x700>; 132e13c6d14SVinod Koul enable-method = "psci"; 133e13c6d14SVinod Koul next-level-cache = <&L2_700>; 134e13c6d14SVinod Koul L2_700: l2-cache { 135e13c6d14SVinod Koul compatible = "cache"; 136e13c6d14SVinod Koul next-level-cache = <&L3_0>; 137e13c6d14SVinod Koul }; 138e13c6d14SVinod Koul }; 139e13c6d14SVinod Koul }; 140e13c6d14SVinod Koul 141e13c6d14SVinod Koul firmware { 142e13c6d14SVinod Koul scm: scm { 143e13c6d14SVinod Koul compatible = "qcom,scm-sm8150", "qcom,scm"; 144e13c6d14SVinod Koul #reset-cells = <1>; 145e13c6d14SVinod Koul }; 146e13c6d14SVinod Koul }; 147e13c6d14SVinod Koul 148d8cf9372SVinod Koul tcsr_mutex: hwlock { 149d8cf9372SVinod Koul compatible = "qcom,tcsr-mutex"; 150d8cf9372SVinod Koul syscon = <&tcsr_mutex_regs 0 0x1000>; 151d8cf9372SVinod Koul #hwlock-cells = <1>; 152d8cf9372SVinod Koul }; 153d8cf9372SVinod Koul 154e13c6d14SVinod Koul memory@80000000 { 155e13c6d14SVinod Koul device_type = "memory"; 156e13c6d14SVinod Koul /* We expect the bootloader to fill in the size */ 157e13c6d14SVinod Koul reg = <0x0 0x80000000 0x0 0x0>; 158e13c6d14SVinod Koul }; 159e13c6d14SVinod Koul 160d8cf9372SVinod Koul pmu { 161d8cf9372SVinod Koul compatible = "arm,armv8-pmuv3"; 162d8cf9372SVinod Koul interrupts = <GIC_PPI 5 IRQ_TYPE_LEVEL_HIGH>; 163d8cf9372SVinod Koul }; 164d8cf9372SVinod Koul 165e13c6d14SVinod Koul psci { 166e13c6d14SVinod Koul compatible = "arm,psci-1.0"; 167e13c6d14SVinod Koul method = "smc"; 168e13c6d14SVinod Koul }; 169e13c6d14SVinod Koul 170912c373aSVinod Koul reserved-memory { 171912c373aSVinod Koul #address-cells = <2>; 172912c373aSVinod Koul #size-cells = <2>; 173912c373aSVinod Koul ranges; 174912c373aSVinod Koul 175912c373aSVinod Koul hyp_mem: memory@85700000 { 176912c373aSVinod Koul reg = <0x0 0x85700000 0x0 0x600000>; 177912c373aSVinod Koul no-map; 178912c373aSVinod Koul }; 179912c373aSVinod Koul 180912c373aSVinod Koul xbl_mem: memory@85d00000 { 181912c373aSVinod Koul reg = <0x0 0x85d00000 0x0 0x140000>; 182912c373aSVinod Koul no-map; 183912c373aSVinod Koul }; 184912c373aSVinod Koul 185912c373aSVinod Koul aop_mem: memory@85f00000 { 186912c373aSVinod Koul reg = <0x0 0x85f00000 0x0 0x20000>; 187912c373aSVinod Koul no-map; 188912c373aSVinod Koul }; 189912c373aSVinod Koul 190912c373aSVinod Koul aop_cmd_db: memory@85f20000 { 191912c373aSVinod Koul compatible = "qcom,cmd-db"; 192912c373aSVinod Koul reg = <0x0 0x85f20000 0x0 0x20000>; 193912c373aSVinod Koul no-map; 194912c373aSVinod Koul }; 195912c373aSVinod Koul 196912c373aSVinod Koul smem_mem: memory@86000000 { 197912c373aSVinod Koul reg = <0x0 0x86000000 0x0 0x200000>; 198912c373aSVinod Koul no-map; 199912c373aSVinod Koul }; 200912c373aSVinod Koul 201912c373aSVinod Koul tz_mem: memory@86200000 { 202912c373aSVinod Koul reg = <0x0 0x86200000 0x0 0x3900000>; 203912c373aSVinod Koul no-map; 204912c373aSVinod Koul }; 205912c373aSVinod Koul 206912c373aSVinod Koul rmtfs_mem: memory@89b00000 { 207912c373aSVinod Koul compatible = "qcom,rmtfs-mem"; 208912c373aSVinod Koul reg = <0x0 0x89b00000 0x0 0x200000>; 209912c373aSVinod Koul no-map; 210912c373aSVinod Koul 211912c373aSVinod Koul qcom,client-id = <1>; 212912c373aSVinod Koul qcom,vmid = <15>; 213912c373aSVinod Koul }; 214912c373aSVinod Koul 215912c373aSVinod Koul camera_mem: memory@8b700000 { 216912c373aSVinod Koul reg = <0x0 0x8b700000 0x0 0x500000>; 217912c373aSVinod Koul no-map; 218912c373aSVinod Koul }; 219912c373aSVinod Koul 220912c373aSVinod Koul wlan_mem: memory@8bc00000 { 221912c373aSVinod Koul reg = <0x0 0x8bc00000 0x0 0x180000>; 222912c373aSVinod Koul no-map; 223912c373aSVinod Koul }; 224912c373aSVinod Koul 225912c373aSVinod Koul npu_mem: memory@8bd80000 { 226912c373aSVinod Koul reg = <0x0 0x8bd80000 0x0 0x80000>; 227912c373aSVinod Koul no-map; 228912c373aSVinod Koul }; 229912c373aSVinod Koul 230912c373aSVinod Koul adsp_mem: memory@8be00000 { 231912c373aSVinod Koul reg = <0x0 0x8be00000 0x0 0x1a00000>; 232912c373aSVinod Koul no-map; 233912c373aSVinod Koul }; 234912c373aSVinod Koul 235912c373aSVinod Koul mpss_mem: memory@8d800000 { 236912c373aSVinod Koul reg = <0x0 0x8d800000 0x0 0x9600000>; 237912c373aSVinod Koul no-map; 238912c373aSVinod Koul }; 239912c373aSVinod Koul 240912c373aSVinod Koul venus_mem: memory@96e00000 { 241912c373aSVinod Koul reg = <0x0 0x96e00000 0x0 0x500000>; 242912c373aSVinod Koul no-map; 243912c373aSVinod Koul }; 244912c373aSVinod Koul 245912c373aSVinod Koul slpi_mem: memory@97300000 { 246912c373aSVinod Koul reg = <0x0 0x97300000 0x0 0x1400000>; 247912c373aSVinod Koul no-map; 248912c373aSVinod Koul }; 249912c373aSVinod Koul 250912c373aSVinod Koul ipa_fw_mem: memory@98700000 { 251912c373aSVinod Koul reg = <0x0 0x98700000 0x0 0x10000>; 252912c373aSVinod Koul no-map; 253912c373aSVinod Koul }; 254912c373aSVinod Koul 255912c373aSVinod Koul ipa_gsi_mem: memory@98710000 { 256912c373aSVinod Koul reg = <0x0 0x98710000 0x0 0x5000>; 257912c373aSVinod Koul no-map; 258912c373aSVinod Koul }; 259912c373aSVinod Koul 260912c373aSVinod Koul gpu_mem: memory@98715000 { 261912c373aSVinod Koul reg = <0x0 0x98715000 0x0 0x2000>; 262912c373aSVinod Koul no-map; 263912c373aSVinod Koul }; 264912c373aSVinod Koul 265912c373aSVinod Koul spss_mem: memory@98800000 { 266912c373aSVinod Koul reg = <0x0 0x98800000 0x0 0x100000>; 267912c373aSVinod Koul no-map; 268912c373aSVinod Koul }; 269912c373aSVinod Koul 270912c373aSVinod Koul cdsp_mem: memory@98900000 { 271912c373aSVinod Koul reg = <0x0 0x98900000 0x0 0x1400000>; 272912c373aSVinod Koul no-map; 273912c373aSVinod Koul }; 274912c373aSVinod Koul 275912c373aSVinod Koul qseecom_mem: memory@9e400000 { 276912c373aSVinod Koul reg = <0x0 0x9e400000 0x0 0x1400000>; 277912c373aSVinod Koul no-map; 278912c373aSVinod Koul }; 279912c373aSVinod Koul }; 280912c373aSVinod Koul 281d8cf9372SVinod Koul smem { 282d8cf9372SVinod Koul compatible = "qcom,smem"; 283d8cf9372SVinod Koul memory-region = <&smem_mem>; 284d8cf9372SVinod Koul hwlocks = <&tcsr_mutex 3>; 285d8cf9372SVinod Koul }; 286d8cf9372SVinod Koul 287e13c6d14SVinod Koul soc: soc@0 { 288e13c6d14SVinod Koul #address-cells = <2>; 289e13c6d14SVinod Koul #size-cells = <2>; 290e13c6d14SVinod Koul ranges = <0 0 0 0 0x10 0>; 291e13c6d14SVinod Koul dma-ranges = <0 0 0 0 0x10 0>; 292e13c6d14SVinod Koul compatible = "simple-bus"; 293e13c6d14SVinod Koul 294e13c6d14SVinod Koul gcc: clock-controller@100000 { 295e13c6d14SVinod Koul compatible = "qcom,gcc-sm8150"; 296e13c6d14SVinod Koul reg = <0x0 0x00100000 0x0 0x1f0000>; 297e13c6d14SVinod Koul #clock-cells = <1>; 298e13c6d14SVinod Koul #reset-cells = <1>; 299e13c6d14SVinod Koul #power-domain-cells = <1>; 300e13c6d14SVinod Koul clock-names = "bi_tcxo", 301e13c6d14SVinod Koul "sleep_clk"; 302e13c6d14SVinod Koul clocks = <&rpmhcc RPMH_CXO_CLK>, 303e13c6d14SVinod Koul <&sleep_clk>; 304e13c6d14SVinod Koul }; 305e13c6d14SVinod Koul 306e13c6d14SVinod Koul qupv3_id_1: geniqup@ac0000 { 307e13c6d14SVinod Koul compatible = "qcom,geni-se-qup"; 308e13c6d14SVinod Koul reg = <0x0 0x00ac0000 0x0 0x6000>; 309e13c6d14SVinod Koul clock-names = "m-ahb", "s-ahb"; 310d6f55763SVinod Koul clocks = <&gcc GCC_QUPV3_WRAP_1_M_AHB_CLK>, 311d6f55763SVinod Koul <&gcc GCC_QUPV3_WRAP_1_S_AHB_CLK>; 312e13c6d14SVinod Koul #address-cells = <2>; 313e13c6d14SVinod Koul #size-cells = <2>; 314e13c6d14SVinod Koul ranges; 315e13c6d14SVinod Koul status = "disabled"; 316e13c6d14SVinod Koul 317e13c6d14SVinod Koul uart2: serial@a90000 { 318e13c6d14SVinod Koul compatible = "qcom,geni-debug-uart"; 319e13c6d14SVinod Koul reg = <0x0 0x00a90000 0x0 0x4000>; 320e13c6d14SVinod Koul clock-names = "se"; 321d6f55763SVinod Koul clocks = <&gcc GCC_QUPV3_WRAP1_S4_CLK>; 322e13c6d14SVinod Koul interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>; 323e13c6d14SVinod Koul status = "disabled"; 324e13c6d14SVinod Koul }; 325e13c6d14SVinod Koul }; 326e13c6d14SVinod Koul 3273834a2e9SVinod Koul ufs_mem_hc: ufshc@1d84000 { 3283834a2e9SVinod Koul compatible = "qcom,sm8150-ufshc", "qcom,ufshc", 3293834a2e9SVinod Koul "jedec,ufs-2.0"; 3303834a2e9SVinod Koul reg = <0 0x01d84000 0 0x2500>; 3313834a2e9SVinod Koul interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>; 3323834a2e9SVinod Koul phys = <&ufs_mem_phy_lanes>; 3333834a2e9SVinod Koul phy-names = "ufsphy"; 3343834a2e9SVinod Koul lanes-per-direction = <2>; 3353834a2e9SVinod Koul #reset-cells = <1>; 3363834a2e9SVinod Koul resets = <&gcc GCC_UFS_PHY_BCR>; 3373834a2e9SVinod Koul reset-names = "rst"; 3383834a2e9SVinod Koul 3393834a2e9SVinod Koul clock-names = 3403834a2e9SVinod Koul "core_clk", 3413834a2e9SVinod Koul "bus_aggr_clk", 3423834a2e9SVinod Koul "iface_clk", 3433834a2e9SVinod Koul "core_clk_unipro", 3443834a2e9SVinod Koul "ref_clk", 3453834a2e9SVinod Koul "tx_lane0_sync_clk", 3463834a2e9SVinod Koul "rx_lane0_sync_clk", 3473834a2e9SVinod Koul "rx_lane1_sync_clk"; 3483834a2e9SVinod Koul clocks = 3493834a2e9SVinod Koul <&gcc GCC_UFS_PHY_AXI_CLK>, 3503834a2e9SVinod Koul <&gcc GCC_AGGRE_UFS_PHY_AXI_CLK>, 3513834a2e9SVinod Koul <&gcc GCC_UFS_PHY_AHB_CLK>, 3523834a2e9SVinod Koul <&gcc GCC_UFS_PHY_UNIPRO_CORE_CLK>, 3533834a2e9SVinod Koul <&rpmhcc RPMH_CXO_CLK>, 3543834a2e9SVinod Koul <&gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>, 3553834a2e9SVinod Koul <&gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>, 3563834a2e9SVinod Koul <&gcc GCC_UFS_PHY_RX_SYMBOL_1_CLK>; 3573834a2e9SVinod Koul freq-table-hz = 3583834a2e9SVinod Koul <37500000 300000000>, 3593834a2e9SVinod Koul <0 0>, 3603834a2e9SVinod Koul <0 0>, 3613834a2e9SVinod Koul <37500000 300000000>, 3623834a2e9SVinod Koul <0 0>, 3633834a2e9SVinod Koul <0 0>, 3643834a2e9SVinod Koul <0 0>, 3653834a2e9SVinod Koul <0 0>; 3663834a2e9SVinod Koul 3673834a2e9SVinod Koul status = "disabled"; 3683834a2e9SVinod Koul }; 3693834a2e9SVinod Koul 3703834a2e9SVinod Koul ufs_mem_phy: phy@1d87000 { 3713834a2e9SVinod Koul compatible = "qcom,sm8150-qmp-ufs-phy"; 3723834a2e9SVinod Koul reg = <0 0x01d87000 0 0x18c>; 3733834a2e9SVinod Koul #address-cells = <2>; 3743834a2e9SVinod Koul #size-cells = <2>; 3753834a2e9SVinod Koul ranges; 3763834a2e9SVinod Koul clock-names = "ref", 3773834a2e9SVinod Koul "ref_aux"; 3783834a2e9SVinod Koul clocks = <&gcc GCC_UFS_MEM_CLKREF_CLK>, 3793834a2e9SVinod Koul <&gcc GCC_UFS_PHY_PHY_AUX_CLK>; 3803834a2e9SVinod Koul 3813834a2e9SVinod Koul resets = <&ufs_mem_hc 0>; 3823834a2e9SVinod Koul reset-names = "ufsphy"; 3833834a2e9SVinod Koul status = "disabled"; 3843834a2e9SVinod Koul 3853834a2e9SVinod Koul ufs_mem_phy_lanes: lanes@1d87400 { 3863834a2e9SVinod Koul reg = <0 0x01d87400 0 0x108>, 3873834a2e9SVinod Koul <0 0x01d87600 0 0x1e0>, 3883834a2e9SVinod Koul <0 0x01d87c00 0 0x1dc>, 3893834a2e9SVinod Koul <0 0x01d87800 0 0x108>, 3903834a2e9SVinod Koul <0 0x01d87a00 0 0x1e0>; 3913834a2e9SVinod Koul #phy-cells = <0>; 3923834a2e9SVinod Koul }; 3933834a2e9SVinod Koul }; 3943834a2e9SVinod Koul 395d8cf9372SVinod Koul tcsr_mutex_regs: syscon@1f40000 { 396d8cf9372SVinod Koul compatible = "syscon"; 397d8cf9372SVinod Koul reg = <0x0 0x01f40000 0x0 0x40000>; 398d8cf9372SVinod Koul }; 399d8cf9372SVinod Koul 400e13c6d14SVinod Koul tlmm: pinctrl@3100000 { 401e13c6d14SVinod Koul compatible = "qcom,sm8150-pinctrl"; 402e13c6d14SVinod Koul reg = <0x0 0x03100000 0x0 0x300000>, 403e13c6d14SVinod Koul <0x0 0x03500000 0x0 0x300000>, 404e13c6d14SVinod Koul <0x0 0x03900000 0x0 0x300000>, 405e13c6d14SVinod Koul <0x0 0x03D00000 0x0 0x300000>; 406e13c6d14SVinod Koul reg-names = "west", "east", "north", "south"; 407e13c6d14SVinod Koul interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>; 408e13c6d14SVinod Koul gpio-ranges = <&tlmm 0 0 175>; 409e13c6d14SVinod Koul gpio-controller; 410e13c6d14SVinod Koul #gpio-cells = <2>; 411e13c6d14SVinod Koul interrupt-controller; 412e13c6d14SVinod Koul #interrupt-cells = <2>; 413e13c6d14SVinod Koul }; 414e13c6d14SVinod Koul 415d8cf9372SVinod Koul aoss_qmp: power-controller@c300000 { 416d8cf9372SVinod Koul compatible = "qcom,sm8150-aoss-qmp"; 417d8cf9372SVinod Koul reg = <0x0 0x0c300000 0x0 0x100000>; 418d8cf9372SVinod Koul interrupts = <GIC_SPI 389 IRQ_TYPE_EDGE_RISING>; 419d8cf9372SVinod Koul mboxes = <&apss_shared 0>; 420d8cf9372SVinod Koul 421d8cf9372SVinod Koul #clock-cells = <0>; 422d8cf9372SVinod Koul #power-domain-cells = <1>; 423d8cf9372SVinod Koul }; 424d8cf9372SVinod Koul 425e13c6d14SVinod Koul spmi_bus: spmi@c440000 { 426e13c6d14SVinod Koul compatible = "qcom,spmi-pmic-arb"; 427e13c6d14SVinod Koul reg = <0x0 0x0c440000 0x0 0x0001100>, 428e13c6d14SVinod Koul <0x0 0x0c600000 0x0 0x2000000>, 429e13c6d14SVinod Koul <0x0 0x0e600000 0x0 0x0100000>, 430e13c6d14SVinod Koul <0x0 0x0e700000 0x0 0x00a0000>, 431e13c6d14SVinod Koul <0x0 0x0c40a000 0x0 0x0026000>; 432e13c6d14SVinod Koul reg-names = "core", "chnls", "obsrvr", "intr", "cnfg"; 433e13c6d14SVinod Koul interrupt-names = "periph_irq"; 434e13c6d14SVinod Koul interrupts = <GIC_SPI 481 IRQ_TYPE_LEVEL_HIGH>; 435e13c6d14SVinod Koul qcom,ee = <0>; 436e13c6d14SVinod Koul qcom,channel = <0>; 437e13c6d14SVinod Koul #address-cells = <2>; 438e13c6d14SVinod Koul #size-cells = <0>; 439e13c6d14SVinod Koul interrupt-controller; 440e13c6d14SVinod Koul #interrupt-cells = <4>; 441e13c6d14SVinod Koul cell-index = <0>; 442e13c6d14SVinod Koul }; 443e13c6d14SVinod Koul 444e13c6d14SVinod Koul intc: interrupt-controller@17a00000 { 445e13c6d14SVinod Koul compatible = "arm,gic-v3"; 446e13c6d14SVinod Koul interrupt-controller; 447e13c6d14SVinod Koul #interrupt-cells = <3>; 448e13c6d14SVinod Koul reg = <0x0 0x17a00000 0x0 0x10000>, /* GICD */ 449e13c6d14SVinod Koul <0x0 0x17a60000 0x0 0x100000>; /* GICR * 8 */ 450e13c6d14SVinod Koul interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; 451e13c6d14SVinod Koul }; 452e13c6d14SVinod Koul 453d8cf9372SVinod Koul apss_shared: mailbox@17c00000 { 454d8cf9372SVinod Koul compatible = "qcom,sm8150-apss-shared"; 455d8cf9372SVinod Koul reg = <0x0 0x17c00000 0x0 0x1000>; 456d8cf9372SVinod Koul #mbox-cells = <1>; 457d8cf9372SVinod Koul }; 458d8cf9372SVinod Koul 459fb2d8150SSai Prakash Ranjan watchdog@17c10000 { 460fb2d8150SSai Prakash Ranjan compatible = "qcom,apss-wdt-sm8150", "qcom,kpss-wdt"; 461fb2d8150SSai Prakash Ranjan reg = <0 0x17c10000 0 0x1000>; 462fb2d8150SSai Prakash Ranjan clocks = <&sleep_clk>; 463fb2d8150SSai Prakash Ranjan }; 464fb2d8150SSai Prakash Ranjan 465e13c6d14SVinod Koul timer@17c20000 { 466e13c6d14SVinod Koul #address-cells = <2>; 467e13c6d14SVinod Koul #size-cells = <2>; 468e13c6d14SVinod Koul ranges; 469e13c6d14SVinod Koul compatible = "arm,armv7-timer-mem"; 470e13c6d14SVinod Koul reg = <0x0 0x17c20000 0x0 0x1000>; 471e13c6d14SVinod Koul clock-frequency = <19200000>; 472e13c6d14SVinod Koul 473e13c6d14SVinod Koul frame@17c21000{ 474e13c6d14SVinod Koul frame-number = <0>; 475e13c6d14SVinod Koul interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>, 476e13c6d14SVinod Koul <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; 477e13c6d14SVinod Koul reg = <0x0 0x17c21000 0x0 0x1000>, 478e13c6d14SVinod Koul <0x0 0x17c22000 0x0 0x1000>; 479e13c6d14SVinod Koul }; 480e13c6d14SVinod Koul 481e13c6d14SVinod Koul frame@17c23000 { 482e13c6d14SVinod Koul frame-number = <1>; 483e13c6d14SVinod Koul interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>; 484e13c6d14SVinod Koul reg = <0x0 0x17c23000 0x0 0x1000>; 485e13c6d14SVinod Koul status = "disabled"; 486e13c6d14SVinod Koul }; 487e13c6d14SVinod Koul 488e13c6d14SVinod Koul frame@17c25000 { 489e13c6d14SVinod Koul frame-number = <2>; 490e13c6d14SVinod Koul interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>; 491e13c6d14SVinod Koul reg = <0x0 0x17c25000 0x0 0x1000>; 492e13c6d14SVinod Koul status = "disabled"; 493e13c6d14SVinod Koul }; 494e13c6d14SVinod Koul 495e13c6d14SVinod Koul frame@17c27000 { 496e13c6d14SVinod Koul frame-number = <3>; 497e13c6d14SVinod Koul interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; 498e13c6d14SVinod Koul reg = <0x0 0x17c26000 0x0 0x1000>; 499e13c6d14SVinod Koul status = "disabled"; 500e13c6d14SVinod Koul }; 501e13c6d14SVinod Koul 502e13c6d14SVinod Koul frame@17c29000 { 503e13c6d14SVinod Koul frame-number = <4>; 504e13c6d14SVinod Koul interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; 505e13c6d14SVinod Koul reg = <0x0 0x17c29000 0x0 0x1000>; 506e13c6d14SVinod Koul status = "disabled"; 507e13c6d14SVinod Koul }; 508e13c6d14SVinod Koul 509e13c6d14SVinod Koul frame@17c2b000 { 510e13c6d14SVinod Koul frame-number = <5>; 511e13c6d14SVinod Koul interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; 512e13c6d14SVinod Koul reg = <0x0 0x17c2b000 0x0 0x1000>; 513e13c6d14SVinod Koul status = "disabled"; 514e13c6d14SVinod Koul }; 515e13c6d14SVinod Koul 516e13c6d14SVinod Koul frame@17c2d000 { 517e13c6d14SVinod Koul frame-number = <6>; 518e13c6d14SVinod Koul interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; 519e13c6d14SVinod Koul reg = <0x0 0x17c2d000 0x0 0x1000>; 520e13c6d14SVinod Koul status = "disabled"; 521e13c6d14SVinod Koul }; 522e13c6d14SVinod Koul }; 523d8cf9372SVinod Koul 524d8cf9372SVinod Koul apps_rsc: rsc@18200000 { 525d8cf9372SVinod Koul label = "apps_rsc"; 526d8cf9372SVinod Koul compatible = "qcom,rpmh-rsc"; 527d8cf9372SVinod Koul reg = <0x0 0x18200000 0x0 0x10000>, 528d8cf9372SVinod Koul <0x0 0x18210000 0x0 0x10000>, 529d8cf9372SVinod Koul <0x0 0x18220000 0x0 0x10000>; 530d8cf9372SVinod Koul reg-names = "drv-0", "drv-1", "drv-2"; 531d8cf9372SVinod Koul interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>, 532d8cf9372SVinod Koul <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>, 533d8cf9372SVinod Koul <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>; 534d8cf9372SVinod Koul qcom,tcs-offset = <0xd00>; 535d8cf9372SVinod Koul qcom,drv-id = <2>; 536d8cf9372SVinod Koul qcom,tcs-config = <ACTIVE_TCS 2>, 537d8cf9372SVinod Koul <SLEEP_TCS 1>, 538d8cf9372SVinod Koul <WAKE_TCS 1>, 539d8cf9372SVinod Koul <CONTROL_TCS 0>; 540d8cf9372SVinod Koul 541d8cf9372SVinod Koul rpmhcc: clock-controller { 542d8cf9372SVinod Koul compatible = "qcom,sm8150-rpmh-clk"; 543d8cf9372SVinod Koul #clock-cells = <1>; 544d8cf9372SVinod Koul clock-names = "xo"; 545d8cf9372SVinod Koul clocks = <&xo_board>; 546d8cf9372SVinod Koul }; 547d8cf9372SVinod Koul }; 548e13c6d14SVinod Koul }; 549e13c6d14SVinod Koul 550e13c6d14SVinod Koul timer { 551e13c6d14SVinod Koul compatible = "arm,armv8-timer"; 552e13c6d14SVinod Koul interrupts = <GIC_PPI 1 IRQ_TYPE_LEVEL_LOW>, 553e13c6d14SVinod Koul <GIC_PPI 2 IRQ_TYPE_LEVEL_LOW>, 554e13c6d14SVinod Koul <GIC_PPI 3 IRQ_TYPE_LEVEL_LOW>, 555e13c6d14SVinod Koul <GIC_PPI 0 IRQ_TYPE_LEVEL_LOW>; 556e13c6d14SVinod Koul }; 557e13c6d14SVinod Koul}; 558