11da177e4SLinus Torvalds /* 21da177e4SLinus Torvalds * linux/arch/arm/mach-pxa/irq.c 31da177e4SLinus Torvalds * 4e3630db1Seric miao * Generic PXA IRQ handling 51da177e4SLinus Torvalds * 61da177e4SLinus Torvalds * Author: Nicolas Pitre 71da177e4SLinus Torvalds * Created: Jun 15, 2001 81da177e4SLinus Torvalds * Copyright: MontaVista Software Inc. 91da177e4SLinus Torvalds * 101da177e4SLinus Torvalds * This program is free software; you can redistribute it and/or modify 111da177e4SLinus Torvalds * it under the terms of the GNU General Public License version 2 as 121da177e4SLinus Torvalds * published by the Free Software Foundation. 131da177e4SLinus Torvalds */ 141da177e4SLinus Torvalds 151da177e4SLinus Torvalds #include <linux/init.h> 161da177e4SLinus Torvalds #include <linux/module.h> 171da177e4SLinus Torvalds #include <linux/interrupt.h> 182eaa03b5SRafael J. Wysocki #include <linux/syscore_ops.h> 19a79a9ad9SHaojian Zhuang #include <linux/io.h> 20a79a9ad9SHaojian Zhuang #include <linux/irq.h> 211da177e4SLinus Torvalds 22a09e64fbSRussell King #include <mach/hardware.h> 23a79a9ad9SHaojian Zhuang #include <mach/irqs.h> 24a58fbcd8SEric Miao #include <mach/gpio.h> 251da177e4SLinus Torvalds 261da177e4SLinus Torvalds #include "generic.h" 271da177e4SLinus Torvalds 28a79a9ad9SHaojian Zhuang #define IRQ_BASE (void __iomem *)io_p2v(0x40d00000) 29c482ae4dSHaojian Zhuang 30a79a9ad9SHaojian Zhuang #define ICIP (0x000) 31a79a9ad9SHaojian Zhuang #define ICMR (0x004) 32a79a9ad9SHaojian Zhuang #define ICLR (0x008) 33a79a9ad9SHaojian Zhuang #define ICFR (0x00c) 34a79a9ad9SHaojian Zhuang #define ICPR (0x010) 35a79a9ad9SHaojian Zhuang #define ICCR (0x014) 36a79a9ad9SHaojian Zhuang #define ICHP (0x018) 37a79a9ad9SHaojian Zhuang #define IPR(i) (((i) < 32) ? (0x01c + ((i) << 2)) : \ 38a79a9ad9SHaojian Zhuang ((i) < 64) ? (0x0b0 + (((i) - 32) << 2)) : \ 39a79a9ad9SHaojian Zhuang (0x144 + (((i) - 64) << 2))) 40a551e4f7SEric Miao #define ICHP_VAL_IRQ (1 << 31) 41a551e4f7SEric Miao #define ICHP_IRQ(i) (((i) >> 16) & 0x7fff) 42a79a9ad9SHaojian Zhuang #define IPR_VALID (1 << 31) 43f6fb7af4Seric miao #define IRQ_BIT(n) (((n) - PXA_IRQ(0)) & 0x1f) 44a79a9ad9SHaojian Zhuang 45a79a9ad9SHaojian Zhuang #define MAX_INTERNAL_IRQS 128 461da177e4SLinus Torvalds 471da177e4SLinus Torvalds /* 481da177e4SLinus Torvalds * This is for peripheral IRQs internal to the PXA chip. 491da177e4SLinus Torvalds */ 501da177e4SLinus Torvalds 51f6fb7af4Seric miao static int pxa_internal_irq_nr; 52f6fb7af4Seric miao 53bb71bdd3SHaojian Zhuang static inline int cpu_has_ipr(void) 54bb71bdd3SHaojian Zhuang { 55bb71bdd3SHaojian Zhuang return !cpu_is_pxa25x(); 56bb71bdd3SHaojian Zhuang } 57bb71bdd3SHaojian Zhuang 58a1015a15SEric Miao static inline void __iomem *irq_base(int i) 59a1015a15SEric Miao { 60a1015a15SEric Miao static unsigned long phys_base[] = { 61a1015a15SEric Miao 0x40d00000, 62a1015a15SEric Miao 0x40d0009c, 63a1015a15SEric Miao 0x40d00130, 64a1015a15SEric Miao }; 65a1015a15SEric Miao 66a1015a15SEric Miao return (void __iomem *)io_p2v(phys_base[i]); 67a1015a15SEric Miao } 68a1015a15SEric Miao 695d284e35SEric Miao void pxa_mask_irq(struct irq_data *d) 701da177e4SLinus Torvalds { 71a3f4c927SLennert Buytenhek void __iomem *base = irq_data_get_irq_chip_data(d); 72a79a9ad9SHaojian Zhuang uint32_t icmr = __raw_readl(base + ICMR); 73a79a9ad9SHaojian Zhuang 74a3f4c927SLennert Buytenhek icmr &= ~(1 << IRQ_BIT(d->irq)); 75a79a9ad9SHaojian Zhuang __raw_writel(icmr, base + ICMR); 761da177e4SLinus Torvalds } 771da177e4SLinus Torvalds 785d284e35SEric Miao void pxa_unmask_irq(struct irq_data *d) 791da177e4SLinus Torvalds { 80a3f4c927SLennert Buytenhek void __iomem *base = irq_data_get_irq_chip_data(d); 81a79a9ad9SHaojian Zhuang uint32_t icmr = __raw_readl(base + ICMR); 82a79a9ad9SHaojian Zhuang 83a3f4c927SLennert Buytenhek icmr |= 1 << IRQ_BIT(d->irq); 84a79a9ad9SHaojian Zhuang __raw_writel(icmr, base + ICMR); 851da177e4SLinus Torvalds } 861da177e4SLinus Torvalds 87f6fb7af4Seric miao static struct irq_chip pxa_internal_irq_chip = { 8838c677cbSDavid Brownell .name = "SC", 89a3f4c927SLennert Buytenhek .irq_ack = pxa_mask_irq, 90a3f4c927SLennert Buytenhek .irq_mask = pxa_mask_irq, 91a3f4c927SLennert Buytenhek .irq_unmask = pxa_unmask_irq, 921da177e4SLinus Torvalds }; 931da177e4SLinus Torvalds 94a58fbcd8SEric Miao /* 95a58fbcd8SEric Miao * GPIO IRQs for GPIO 0 and 1 96a58fbcd8SEric Miao */ 97a3f4c927SLennert Buytenhek static int pxa_set_low_gpio_type(struct irq_data *d, unsigned int type) 98a58fbcd8SEric Miao { 99a3f4c927SLennert Buytenhek int gpio = d->irq - IRQ_GPIO0; 100a58fbcd8SEric Miao 101a58fbcd8SEric Miao if (__gpio_is_occupied(gpio)) { 102a58fbcd8SEric Miao pr_err("%s failed: GPIO is configured\n", __func__); 103a58fbcd8SEric Miao return -EINVAL; 104a58fbcd8SEric Miao } 105a58fbcd8SEric Miao 106a58fbcd8SEric Miao if (type & IRQ_TYPE_EDGE_RISING) 107a58fbcd8SEric Miao GRER0 |= GPIO_bit(gpio); 108a58fbcd8SEric Miao else 109a58fbcd8SEric Miao GRER0 &= ~GPIO_bit(gpio); 110a58fbcd8SEric Miao 111a58fbcd8SEric Miao if (type & IRQ_TYPE_EDGE_FALLING) 112a58fbcd8SEric Miao GFER0 |= GPIO_bit(gpio); 113a58fbcd8SEric Miao else 114a58fbcd8SEric Miao GFER0 &= ~GPIO_bit(gpio); 115a58fbcd8SEric Miao 116a58fbcd8SEric Miao return 0; 117a58fbcd8SEric Miao } 118a58fbcd8SEric Miao 119a3f4c927SLennert Buytenhek static void pxa_ack_low_gpio(struct irq_data *d) 120a58fbcd8SEric Miao { 121a3f4c927SLennert Buytenhek GEDR0 = (1 << (d->irq - IRQ_GPIO0)); 122a58fbcd8SEric Miao } 123a58fbcd8SEric Miao 124a58fbcd8SEric Miao static struct irq_chip pxa_low_gpio_chip = { 125a58fbcd8SEric Miao .name = "GPIO-l", 126a3f4c927SLennert Buytenhek .irq_ack = pxa_ack_low_gpio, 127a1015a15SEric Miao .irq_mask = pxa_mask_irq, 128a1015a15SEric Miao .irq_unmask = pxa_unmask_irq, 129a3f4c927SLennert Buytenhek .irq_set_type = pxa_set_low_gpio_type, 130a58fbcd8SEric Miao }; 131a58fbcd8SEric Miao 132a551e4f7SEric Miao asmlinkage void __exception_irq_entry icip_handle_irq(struct pt_regs *regs) 133a551e4f7SEric Miao { 134a551e4f7SEric Miao uint32_t icip, icmr, mask; 135a551e4f7SEric Miao 136a551e4f7SEric Miao do { 137a551e4f7SEric Miao icip = __raw_readl(IRQ_BASE + ICIP); 138a551e4f7SEric Miao icmr = __raw_readl(IRQ_BASE + ICMR); 139a551e4f7SEric Miao mask = icip & icmr; 140a551e4f7SEric Miao 141a551e4f7SEric Miao if (mask == 0) 142a551e4f7SEric Miao break; 143a551e4f7SEric Miao 144a551e4f7SEric Miao handle_IRQ(PXA_IRQ(fls(mask) - 1), regs); 145a551e4f7SEric Miao } while (1); 146a551e4f7SEric Miao } 147a551e4f7SEric Miao 148a551e4f7SEric Miao asmlinkage void __exception_irq_entry ichp_handle_irq(struct pt_regs *regs) 149a551e4f7SEric Miao { 150a551e4f7SEric Miao uint32_t ichp; 151a551e4f7SEric Miao 152a551e4f7SEric Miao do { 153a551e4f7SEric Miao __asm__ __volatile__("mrc p6, 0, %0, c5, c0, 0\n": "=r"(ichp)); 154a551e4f7SEric Miao 155a551e4f7SEric Miao if ((ichp & ICHP_VAL_IRQ) == 0) 156a551e4f7SEric Miao break; 157a551e4f7SEric Miao 158a551e4f7SEric Miao handle_IRQ(PXA_IRQ(ICHP_IRQ(ichp)), regs); 159a551e4f7SEric Miao } while (1); 160a551e4f7SEric Miao } 161a551e4f7SEric Miao 162a58fbcd8SEric Miao static void __init pxa_init_low_gpio_irq(set_wake_t fn) 163a58fbcd8SEric Miao { 164a58fbcd8SEric Miao int irq; 165a58fbcd8SEric Miao 166a58fbcd8SEric Miao /* clear edge detection on GPIO 0 and 1 */ 167a58fbcd8SEric Miao GFER0 &= ~0x3; 168a58fbcd8SEric Miao GRER0 &= ~0x3; 169a58fbcd8SEric Miao GEDR0 = 0x3; 170a58fbcd8SEric Miao 171a58fbcd8SEric Miao for (irq = IRQ_GPIO0; irq <= IRQ_GPIO1; irq++) { 172f38c02f3SThomas Gleixner irq_set_chip_and_handler(irq, &pxa_low_gpio_chip, 173f38c02f3SThomas Gleixner handle_edge_irq); 1749323f261SThomas Gleixner irq_set_chip_data(irq, irq_base(0)); 175a58fbcd8SEric Miao set_irq_flags(irq, IRQF_VALID); 176a58fbcd8SEric Miao } 177a58fbcd8SEric Miao 178a3f4c927SLennert Buytenhek pxa_low_gpio_chip.irq_set_wake = fn; 179a58fbcd8SEric Miao } 180a58fbcd8SEric Miao 181b9e25aceSeric miao void __init pxa_init_irq(int irq_nr, set_wake_t fn) 18253665a50SEric Miao { 183a79a9ad9SHaojian Zhuang int irq, i, n; 18453665a50SEric Miao 185c482ae4dSHaojian Zhuang BUG_ON(irq_nr > MAX_INTERNAL_IRQS); 186c482ae4dSHaojian Zhuang 187f6fb7af4Seric miao pxa_internal_irq_nr = irq_nr; 18853665a50SEric Miao 189a79a9ad9SHaojian Zhuang for (n = 0; n < irq_nr; n += 32) { 1901b624fb6SMarek Vasut void __iomem *base = irq_base(n >> 5); 19153665a50SEric Miao 192a79a9ad9SHaojian Zhuang __raw_writel(0, base + ICMR); /* disable all IRQs */ 193a79a9ad9SHaojian Zhuang __raw_writel(0, base + ICLR); /* all IRQs are IRQ, not FIQ */ 194a79a9ad9SHaojian Zhuang for (i = n; (i < (n + 32)) && (i < irq_nr); i++) { 195d2c37068SHaojian Zhuang /* initialize interrupt priority */ 196a79a9ad9SHaojian Zhuang if (cpu_has_ipr()) 197a79a9ad9SHaojian Zhuang __raw_writel(i | IPR_VALID, IRQ_BASE + IPR(i)); 198d2c37068SHaojian Zhuang 199a79a9ad9SHaojian Zhuang irq = PXA_IRQ(i); 200f38c02f3SThomas Gleixner irq_set_chip_and_handler(irq, &pxa_internal_irq_chip, 201f38c02f3SThomas Gleixner handle_level_irq); 2029323f261SThomas Gleixner irq_set_chip_data(irq, base); 20353665a50SEric Miao set_irq_flags(irq, IRQF_VALID); 20453665a50SEric Miao } 205a79a9ad9SHaojian Zhuang } 206a79a9ad9SHaojian Zhuang 207a79a9ad9SHaojian Zhuang /* only unmasked interrupts kick us out of idle */ 208a79a9ad9SHaojian Zhuang __raw_writel(1, irq_base(0) + ICCR); 20953665a50SEric Miao 210a3f4c927SLennert Buytenhek pxa_internal_irq_chip.irq_set_wake = fn; 211a58fbcd8SEric Miao pxa_init_low_gpio_irq(fn); 212c95530c7Seric miao } 213c0165504Seric miao 214c0165504Seric miao #ifdef CONFIG_PM 215c482ae4dSHaojian Zhuang static unsigned long saved_icmr[MAX_INTERNAL_IRQS/32]; 216c482ae4dSHaojian Zhuang static unsigned long saved_ipr[MAX_INTERNAL_IRQS]; 217c0165504Seric miao 2182eaa03b5SRafael J. Wysocki static int pxa_irq_suspend(void) 219c0165504Seric miao { 220a79a9ad9SHaojian Zhuang int i; 221f6fb7af4Seric miao 2221b624fb6SMarek Vasut for (i = 0; i < pxa_internal_irq_nr / 32; i++) { 223a79a9ad9SHaojian Zhuang void __iomem *base = irq_base(i); 224a79a9ad9SHaojian Zhuang 225a79a9ad9SHaojian Zhuang saved_icmr[i] = __raw_readl(base + ICMR); 226a79a9ad9SHaojian Zhuang __raw_writel(0, base + ICMR); 227c0165504Seric miao } 228c70f5a60SEric Miao 229bb71bdd3SHaojian Zhuang if (cpu_has_ipr()) { 230c482ae4dSHaojian Zhuang for (i = 0; i < pxa_internal_irq_nr; i++) 231a79a9ad9SHaojian Zhuang saved_ipr[i] = __raw_readl(IRQ_BASE + IPR(i)); 232c70f5a60SEric Miao } 233c0165504Seric miao 234c0165504Seric miao return 0; 235c0165504Seric miao } 236c0165504Seric miao 2372eaa03b5SRafael J. Wysocki static void pxa_irq_resume(void) 238c0165504Seric miao { 239a79a9ad9SHaojian Zhuang int i; 240f6fb7af4Seric miao 2411b624fb6SMarek Vasut for (i = 0; i < pxa_internal_irq_nr / 32; i++) { 242a79a9ad9SHaojian Zhuang void __iomem *base = irq_base(i); 243a79a9ad9SHaojian Zhuang 244a79a9ad9SHaojian Zhuang __raw_writel(saved_icmr[i], base + ICMR); 245a79a9ad9SHaojian Zhuang __raw_writel(0, base + ICLR); 246a79a9ad9SHaojian Zhuang } 247a79a9ad9SHaojian Zhuang 24857879b8cSMarek Vasut if (cpu_has_ipr()) 249c70f5a60SEric Miao for (i = 0; i < pxa_internal_irq_nr; i++) 250a79a9ad9SHaojian Zhuang __raw_writel(saved_ipr[i], IRQ_BASE + IPR(i)); 251c70f5a60SEric Miao 252a79a9ad9SHaojian Zhuang __raw_writel(1, IRQ_BASE + ICCR); 253c0165504Seric miao } 254c0165504Seric miao #else 255c0165504Seric miao #define pxa_irq_suspend NULL 256c0165504Seric miao #define pxa_irq_resume NULL 257c0165504Seric miao #endif 258c0165504Seric miao 2592eaa03b5SRafael J. Wysocki struct syscore_ops pxa_irq_syscore_ops = { 260c0165504Seric miao .suspend = pxa_irq_suspend, 261c0165504Seric miao .resume = pxa_irq_resume, 262c0165504Seric miao }; 263