1 /* 2 * OMAP44xx PRM instance offset macros 3 * 4 * Copyright (C) 2009-2011 Texas Instruments, Inc. 5 * Copyright (C) 2009-2010 Nokia Corporation 6 * 7 * Paul Walmsley (paul@pwsan.com) 8 * Rajendra Nayak (rnayak@ti.com) 9 * Benoit Cousson (b-cousson@ti.com) 10 * 11 * This file is automatically generated from the OMAP hardware databases. 12 * We respectfully ask that any modifications to this file be coordinated 13 * with the public linux-omap@vger.kernel.org mailing list and the 14 * authors above to ensure that the autogeneration scripts are kept 15 * up-to-date with the file contents. 16 * 17 * This program is free software; you can redistribute it and/or modify 18 * it under the terms of the GNU General Public License version 2 as 19 * published by the Free Software Foundation. 20 * 21 * XXX This file needs to be updated to align on one of "OMAP4", "OMAP44XX", 22 * or "OMAP4430". 23 */ 24 25 #ifndef __ARCH_ARM_MACH_OMAP2_PRM44XX_H 26 #define __ARCH_ARM_MACH_OMAP2_PRM44XX_H 27 28 #include "prm44xx_54xx.h" 29 #include "prcm-common.h" 30 #include "prm.h" 31 32 #define OMAP4430_PRM_BASE 0x4a306000 33 34 #define OMAP44XX_PRM_REGADDR(inst, reg) \ 35 OMAP2_L4_IO_ADDRESS(OMAP4430_PRM_BASE + (inst) + (reg)) 36 37 38 /* PRM instances */ 39 #define OMAP4430_PRM_OCP_SOCKET_INST 0x0000 40 #define OMAP4430_PRM_CKGEN_INST 0x0100 41 #define OMAP4430_PRM_MPU_INST 0x0300 42 #define OMAP4430_PRM_TESLA_INST 0x0400 43 #define OMAP4430_PRM_ABE_INST 0x0500 44 #define OMAP4430_PRM_ALWAYS_ON_INST 0x0600 45 #define OMAP4430_PRM_CORE_INST 0x0700 46 #define OMAP4430_PRM_IVAHD_INST 0x0f00 47 #define OMAP4430_PRM_CAM_INST 0x1000 48 #define OMAP4430_PRM_DSS_INST 0x1100 49 #define OMAP4430_PRM_GFX_INST 0x1200 50 #define OMAP4430_PRM_L3INIT_INST 0x1300 51 #define OMAP4430_PRM_L4PER_INST 0x1400 52 #define OMAP4430_PRM_CEFUSE_INST 0x1600 53 #define OMAP4430_PRM_WKUP_INST 0x1700 54 #define OMAP4430_PRM_WKUP_CM_INST 0x1800 55 #define OMAP4430_PRM_EMU_INST 0x1900 56 #define OMAP4430_PRM_EMU_CM_INST 0x1a00 57 #define OMAP4430_PRM_DEVICE_INST 0x1b00 58 #define OMAP4430_PRM_INSTR_INST 0x1f00 59 60 /* PRM clockdomain register offsets (from instance start) */ 61 #define OMAP4430_PRM_WKUP_CM_WKUP_CDOFFS 0x0000 62 #define OMAP4430_PRM_EMU_CM_EMU_CDOFFS 0x0000 63 64 /* OMAP4 specific register offsets */ 65 #define OMAP4_RM_RSTCTRL 0x0000 66 #define OMAP4_RM_RSTST 0x0004 67 #define OMAP4_RM_RSTTIME 0x0008 68 #define OMAP4_PM_PWSTCTRL 0x0000 69 #define OMAP4_PM_PWSTST 0x0004 70 71 72 /* PRM */ 73 74 /* PRM.OCP_SOCKET_PRM register offsets */ 75 #define OMAP4_REVISION_PRM_OFFSET 0x0000 76 #define OMAP4430_REVISION_PRM OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0000) 77 #define OMAP4_PRM_IRQSTATUS_MPU_OFFSET 0x0010 78 #define OMAP4430_PRM_IRQSTATUS_MPU OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0010) 79 #define OMAP4_PRM_IRQSTATUS_MPU_2_OFFSET 0x0014 80 #define OMAP4430_PRM_IRQSTATUS_MPU_2 OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0014) 81 #define OMAP4_PRM_IRQENABLE_MPU_OFFSET 0x0018 82 #define OMAP4430_PRM_IRQENABLE_MPU OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0018) 83 #define OMAP4_PRM_IRQENABLE_MPU_2_OFFSET 0x001c 84 #define OMAP4430_PRM_IRQENABLE_MPU_2 OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x001c) 85 #define OMAP4_PRM_IRQSTATUS_DUCATI_OFFSET 0x0020 86 #define OMAP4430_PRM_IRQSTATUS_DUCATI OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0020) 87 #define OMAP4_PRM_IRQENABLE_DUCATI_OFFSET 0x0028 88 #define OMAP4430_PRM_IRQENABLE_DUCATI OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0028) 89 #define OMAP4_PRM_IRQSTATUS_TESLA_OFFSET 0x0030 90 #define OMAP4430_PRM_IRQSTATUS_TESLA OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0030) 91 #define OMAP4_PRM_IRQENABLE_TESLA_OFFSET 0x0038 92 #define OMAP4430_PRM_IRQENABLE_TESLA OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0038) 93 #define OMAP4_CM_PRM_PROFILING_CLKCTRL_OFFSET 0x0040 94 #define OMAP4430_CM_PRM_PROFILING_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_OCP_SOCKET_INST, 0x0040) 95 96 /* PRM.CKGEN_PRM register offsets */ 97 #define OMAP4_CM_ABE_DSS_SYS_CLKSEL_OFFSET 0x0000 98 #define OMAP4430_CM_ABE_DSS_SYS_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x0000) 99 #define OMAP4_CM_L4_WKUP_CLKSEL_OFFSET 0x0008 100 #define OMAP4430_CM_L4_WKUP_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x0008) 101 #define OMAP4_CM_ABE_PLL_REF_CLKSEL_OFFSET 0x000c 102 #define OMAP4430_CM_ABE_PLL_REF_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x000c) 103 #define OMAP4_CM_SYS_CLKSEL_OFFSET 0x0010 104 #define OMAP4430_CM_SYS_CLKSEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CKGEN_INST, 0x0010) 105 106 /* PRM.MPU_PRM register offsets */ 107 #define OMAP4_PM_MPU_PWRSTCTRL_OFFSET 0x0000 108 #define OMAP4430_PM_MPU_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0000) 109 #define OMAP4_PM_MPU_PWRSTST_OFFSET 0x0004 110 #define OMAP4430_PM_MPU_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0004) 111 #define OMAP4_RM_MPU_RSTST_OFFSET 0x0014 112 #define OMAP4430_RM_MPU_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0014) 113 #define OMAP4_RM_MPU_MPU_CONTEXT_OFFSET 0x0024 114 #define OMAP4430_RM_MPU_MPU_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_MPU_INST, 0x0024) 115 116 /* PRM.TESLA_PRM register offsets */ 117 #define OMAP4_PM_TESLA_PWRSTCTRL_OFFSET 0x0000 118 #define OMAP4430_PM_TESLA_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0000) 119 #define OMAP4_PM_TESLA_PWRSTST_OFFSET 0x0004 120 #define OMAP4430_PM_TESLA_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0004) 121 #define OMAP4_RM_TESLA_RSTCTRL_OFFSET 0x0010 122 #define OMAP4430_RM_TESLA_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0010) 123 #define OMAP4_RM_TESLA_RSTST_OFFSET 0x0014 124 #define OMAP4430_RM_TESLA_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0014) 125 #define OMAP4_RM_TESLA_TESLA_CONTEXT_OFFSET 0x0024 126 #define OMAP4430_RM_TESLA_TESLA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_TESLA_INST, 0x0024) 127 128 /* PRM.ABE_PRM register offsets */ 129 #define OMAP4_PM_ABE_PWRSTCTRL_OFFSET 0x0000 130 #define OMAP4430_PM_ABE_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0000) 131 #define OMAP4_PM_ABE_PWRSTST_OFFSET 0x0004 132 #define OMAP4430_PM_ABE_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0004) 133 #define OMAP4_RM_ABE_AESS_CONTEXT_OFFSET 0x002c 134 #define OMAP4430_RM_ABE_AESS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x002c) 135 #define OMAP4_PM_ABE_PDM_WKDEP_OFFSET 0x0030 136 #define OMAP4430_PM_ABE_PDM_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0030) 137 #define OMAP4_RM_ABE_PDM_CONTEXT_OFFSET 0x0034 138 #define OMAP4430_RM_ABE_PDM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0034) 139 #define OMAP4_PM_ABE_DMIC_WKDEP_OFFSET 0x0038 140 #define OMAP4430_PM_ABE_DMIC_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0038) 141 #define OMAP4_RM_ABE_DMIC_CONTEXT_OFFSET 0x003c 142 #define OMAP4430_RM_ABE_DMIC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x003c) 143 #define OMAP4_PM_ABE_MCASP_WKDEP_OFFSET 0x0040 144 #define OMAP4430_PM_ABE_MCASP_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0040) 145 #define OMAP4_RM_ABE_MCASP_CONTEXT_OFFSET 0x0044 146 #define OMAP4430_RM_ABE_MCASP_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0044) 147 #define OMAP4_PM_ABE_MCBSP1_WKDEP_OFFSET 0x0048 148 #define OMAP4430_PM_ABE_MCBSP1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0048) 149 #define OMAP4_RM_ABE_MCBSP1_CONTEXT_OFFSET 0x004c 150 #define OMAP4430_RM_ABE_MCBSP1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x004c) 151 #define OMAP4_PM_ABE_MCBSP2_WKDEP_OFFSET 0x0050 152 #define OMAP4430_PM_ABE_MCBSP2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0050) 153 #define OMAP4_RM_ABE_MCBSP2_CONTEXT_OFFSET 0x0054 154 #define OMAP4430_RM_ABE_MCBSP2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0054) 155 #define OMAP4_PM_ABE_MCBSP3_WKDEP_OFFSET 0x0058 156 #define OMAP4430_PM_ABE_MCBSP3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0058) 157 #define OMAP4_RM_ABE_MCBSP3_CONTEXT_OFFSET 0x005c 158 #define OMAP4430_RM_ABE_MCBSP3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x005c) 159 #define OMAP4_PM_ABE_SLIMBUS_WKDEP_OFFSET 0x0060 160 #define OMAP4430_PM_ABE_SLIMBUS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0060) 161 #define OMAP4_RM_ABE_SLIMBUS_CONTEXT_OFFSET 0x0064 162 #define OMAP4430_RM_ABE_SLIMBUS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0064) 163 #define OMAP4_PM_ABE_TIMER5_WKDEP_OFFSET 0x0068 164 #define OMAP4430_PM_ABE_TIMER5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0068) 165 #define OMAP4_RM_ABE_TIMER5_CONTEXT_OFFSET 0x006c 166 #define OMAP4430_RM_ABE_TIMER5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x006c) 167 #define OMAP4_PM_ABE_TIMER6_WKDEP_OFFSET 0x0070 168 #define OMAP4430_PM_ABE_TIMER6_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0070) 169 #define OMAP4_RM_ABE_TIMER6_CONTEXT_OFFSET 0x0074 170 #define OMAP4430_RM_ABE_TIMER6_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0074) 171 #define OMAP4_PM_ABE_TIMER7_WKDEP_OFFSET 0x0078 172 #define OMAP4430_PM_ABE_TIMER7_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0078) 173 #define OMAP4_RM_ABE_TIMER7_CONTEXT_OFFSET 0x007c 174 #define OMAP4430_RM_ABE_TIMER7_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x007c) 175 #define OMAP4_PM_ABE_TIMER8_WKDEP_OFFSET 0x0080 176 #define OMAP4430_PM_ABE_TIMER8_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0080) 177 #define OMAP4_RM_ABE_TIMER8_CONTEXT_OFFSET 0x0084 178 #define OMAP4430_RM_ABE_TIMER8_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0084) 179 #define OMAP4_PM_ABE_WDT3_WKDEP_OFFSET 0x0088 180 #define OMAP4430_PM_ABE_WDT3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x0088) 181 #define OMAP4_RM_ABE_WDT3_CONTEXT_OFFSET 0x008c 182 #define OMAP4430_RM_ABE_WDT3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ABE_INST, 0x008c) 183 184 /* PRM.ALWAYS_ON_PRM register offsets */ 185 #define OMAP4_RM_ALWON_MDMINTC_CONTEXT_OFFSET 0x0024 186 #define OMAP4430_RM_ALWON_MDMINTC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0024) 187 #define OMAP4_PM_ALWON_SR_MPU_WKDEP_OFFSET 0x0028 188 #define OMAP4430_PM_ALWON_SR_MPU_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0028) 189 #define OMAP4_RM_ALWON_SR_MPU_CONTEXT_OFFSET 0x002c 190 #define OMAP4430_RM_ALWON_SR_MPU_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x002c) 191 #define OMAP4_PM_ALWON_SR_IVA_WKDEP_OFFSET 0x0030 192 #define OMAP4430_PM_ALWON_SR_IVA_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0030) 193 #define OMAP4_RM_ALWON_SR_IVA_CONTEXT_OFFSET 0x0034 194 #define OMAP4430_RM_ALWON_SR_IVA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0034) 195 #define OMAP4_PM_ALWON_SR_CORE_WKDEP_OFFSET 0x0038 196 #define OMAP4430_PM_ALWON_SR_CORE_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x0038) 197 #define OMAP4_RM_ALWON_SR_CORE_CONTEXT_OFFSET 0x003c 198 #define OMAP4430_RM_ALWON_SR_CORE_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_ALWAYS_ON_INST, 0x003c) 199 200 /* PRM.CORE_PRM register offsets */ 201 #define OMAP4_PM_CORE_PWRSTCTRL_OFFSET 0x0000 202 #define OMAP4430_PM_CORE_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0000) 203 #define OMAP4_PM_CORE_PWRSTST_OFFSET 0x0004 204 #define OMAP4430_PM_CORE_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0004) 205 #define OMAP4_RM_L3_1_L3_1_CONTEXT_OFFSET 0x0024 206 #define OMAP4430_RM_L3_1_L3_1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0024) 207 #define OMAP4_RM_L3_2_L3_2_CONTEXT_OFFSET 0x0124 208 #define OMAP4430_RM_L3_2_L3_2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0124) 209 #define OMAP4_RM_L3_2_GPMC_CONTEXT_OFFSET 0x012c 210 #define OMAP4430_RM_L3_2_GPMC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x012c) 211 #define OMAP4_RM_L3_2_OCMC_RAM_CONTEXT_OFFSET 0x0134 212 #define OMAP4430_RM_L3_2_OCMC_RAM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0134) 213 #define OMAP4_RM_DUCATI_RSTCTRL_OFFSET 0x0210 214 #define OMAP4430_RM_DUCATI_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0210) 215 #define OMAP4_RM_DUCATI_RSTST_OFFSET 0x0214 216 #define OMAP4430_RM_DUCATI_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0214) 217 #define OMAP4_RM_DUCATI_DUCATI_CONTEXT_OFFSET 0x0224 218 #define OMAP4430_RM_DUCATI_DUCATI_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0224) 219 #define OMAP4_RM_SDMA_SDMA_CONTEXT_OFFSET 0x0324 220 #define OMAP4430_RM_SDMA_SDMA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0324) 221 #define OMAP4_RM_MEMIF_DMM_CONTEXT_OFFSET 0x0424 222 #define OMAP4430_RM_MEMIF_DMM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0424) 223 #define OMAP4_RM_MEMIF_EMIF_FW_CONTEXT_OFFSET 0x042c 224 #define OMAP4430_RM_MEMIF_EMIF_FW_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x042c) 225 #define OMAP4_RM_MEMIF_EMIF_1_CONTEXT_OFFSET 0x0434 226 #define OMAP4430_RM_MEMIF_EMIF_1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0434) 227 #define OMAP4_RM_MEMIF_EMIF_2_CONTEXT_OFFSET 0x043c 228 #define OMAP4430_RM_MEMIF_EMIF_2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x043c) 229 #define OMAP4_RM_MEMIF_DLL_CONTEXT_OFFSET 0x0444 230 #define OMAP4430_RM_MEMIF_DLL_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0444) 231 #define OMAP4_RM_MEMIF_EMIF_H1_CONTEXT_OFFSET 0x0454 232 #define OMAP4430_RM_MEMIF_EMIF_H1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0454) 233 #define OMAP4_RM_MEMIF_EMIF_H2_CONTEXT_OFFSET 0x045c 234 #define OMAP4430_RM_MEMIF_EMIF_H2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x045c) 235 #define OMAP4_RM_MEMIF_DLL_H_CONTEXT_OFFSET 0x0464 236 #define OMAP4430_RM_MEMIF_DLL_H_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0464) 237 #define OMAP4_RM_D2D_SAD2D_CONTEXT_OFFSET 0x0524 238 #define OMAP4430_RM_D2D_SAD2D_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0524) 239 #define OMAP4_RM_D2D_MODEM_ICR_CONTEXT_OFFSET 0x052c 240 #define OMAP4430_RM_D2D_MODEM_ICR_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x052c) 241 #define OMAP4_RM_D2D_SAD2D_FW_CONTEXT_OFFSET 0x0534 242 #define OMAP4430_RM_D2D_SAD2D_FW_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0534) 243 #define OMAP4_RM_L4CFG_L4_CFG_CONTEXT_OFFSET 0x0624 244 #define OMAP4430_RM_L4CFG_L4_CFG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0624) 245 #define OMAP4_RM_L4CFG_HW_SEM_CONTEXT_OFFSET 0x062c 246 #define OMAP4430_RM_L4CFG_HW_SEM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x062c) 247 #define OMAP4_RM_L4CFG_MAILBOX_CONTEXT_OFFSET 0x0634 248 #define OMAP4430_RM_L4CFG_MAILBOX_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0634) 249 #define OMAP4_RM_L4CFG_SAR_ROM_CONTEXT_OFFSET 0x063c 250 #define OMAP4430_RM_L4CFG_SAR_ROM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x063c) 251 #define OMAP4_RM_L3INSTR_L3_3_CONTEXT_OFFSET 0x0724 252 #define OMAP4430_RM_L3INSTR_L3_3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0724) 253 #define OMAP4_RM_L3INSTR_L3_INSTR_CONTEXT_OFFSET 0x072c 254 #define OMAP4430_RM_L3INSTR_L3_INSTR_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x072c) 255 #define OMAP4_RM_L3INSTR_OCP_WP1_CONTEXT_OFFSET 0x0744 256 #define OMAP4430_RM_L3INSTR_OCP_WP1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CORE_INST, 0x0744) 257 258 /* PRM.IVAHD_PRM register offsets */ 259 #define OMAP4_PM_IVAHD_PWRSTCTRL_OFFSET 0x0000 260 #define OMAP4430_PM_IVAHD_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0000) 261 #define OMAP4_PM_IVAHD_PWRSTST_OFFSET 0x0004 262 #define OMAP4430_PM_IVAHD_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0004) 263 #define OMAP4_RM_IVAHD_RSTCTRL_OFFSET 0x0010 264 #define OMAP4430_RM_IVAHD_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0010) 265 #define OMAP4_RM_IVAHD_RSTST_OFFSET 0x0014 266 #define OMAP4430_RM_IVAHD_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0014) 267 #define OMAP4_RM_IVAHD_IVAHD_CONTEXT_OFFSET 0x0024 268 #define OMAP4430_RM_IVAHD_IVAHD_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x0024) 269 #define OMAP4_RM_IVAHD_SL2_CONTEXT_OFFSET 0x002c 270 #define OMAP4430_RM_IVAHD_SL2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_IVAHD_INST, 0x002c) 271 272 /* PRM.CAM_PRM register offsets */ 273 #define OMAP4_PM_CAM_PWRSTCTRL_OFFSET 0x0000 274 #define OMAP4430_PM_CAM_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x0000) 275 #define OMAP4_PM_CAM_PWRSTST_OFFSET 0x0004 276 #define OMAP4430_PM_CAM_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x0004) 277 #define OMAP4_RM_CAM_ISS_CONTEXT_OFFSET 0x0024 278 #define OMAP4430_RM_CAM_ISS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x0024) 279 #define OMAP4_RM_CAM_FDIF_CONTEXT_OFFSET 0x002c 280 #define OMAP4430_RM_CAM_FDIF_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CAM_INST, 0x002c) 281 282 /* PRM.DSS_PRM register offsets */ 283 #define OMAP4_PM_DSS_PWRSTCTRL_OFFSET 0x0000 284 #define OMAP4430_PM_DSS_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0000) 285 #define OMAP4_PM_DSS_PWRSTST_OFFSET 0x0004 286 #define OMAP4430_PM_DSS_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0004) 287 #define OMAP4_PM_DSS_DSS_WKDEP_OFFSET 0x0020 288 #define OMAP4430_PM_DSS_DSS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0020) 289 #define OMAP4_RM_DSS_DSS_CONTEXT_OFFSET 0x0024 290 #define OMAP4430_RM_DSS_DSS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x0024) 291 #define OMAP4_RM_DSS_DEISS_CONTEXT_OFFSET 0x002c 292 #define OMAP4430_RM_DSS_DEISS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DSS_INST, 0x002c) 293 294 /* PRM.GFX_PRM register offsets */ 295 #define OMAP4_PM_GFX_PWRSTCTRL_OFFSET 0x0000 296 #define OMAP4430_PM_GFX_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_GFX_INST, 0x0000) 297 #define OMAP4_PM_GFX_PWRSTST_OFFSET 0x0004 298 #define OMAP4430_PM_GFX_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_GFX_INST, 0x0004) 299 #define OMAP4_RM_GFX_GFX_CONTEXT_OFFSET 0x0024 300 #define OMAP4430_RM_GFX_GFX_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_GFX_INST, 0x0024) 301 302 /* PRM.L3INIT_PRM register offsets */ 303 #define OMAP4_PM_L3INIT_PWRSTCTRL_OFFSET 0x0000 304 #define OMAP4430_PM_L3INIT_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0000) 305 #define OMAP4_PM_L3INIT_PWRSTST_OFFSET 0x0004 306 #define OMAP4430_PM_L3INIT_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0004) 307 #define OMAP4_PM_L3INIT_MMC1_WKDEP_OFFSET 0x0028 308 #define OMAP4430_PM_L3INIT_MMC1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0028) 309 #define OMAP4_RM_L3INIT_MMC1_CONTEXT_OFFSET 0x002c 310 #define OMAP4430_RM_L3INIT_MMC1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x002c) 311 #define OMAP4_PM_L3INIT_MMC2_WKDEP_OFFSET 0x0030 312 #define OMAP4430_PM_L3INIT_MMC2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0030) 313 #define OMAP4_RM_L3INIT_MMC2_CONTEXT_OFFSET 0x0034 314 #define OMAP4430_RM_L3INIT_MMC2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0034) 315 #define OMAP4_PM_L3INIT_HSI_WKDEP_OFFSET 0x0038 316 #define OMAP4430_PM_L3INIT_HSI_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0038) 317 #define OMAP4_RM_L3INIT_HSI_CONTEXT_OFFSET 0x003c 318 #define OMAP4430_RM_L3INIT_HSI_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x003c) 319 #define OMAP4_PM_L3INIT_UNIPRO1_WKDEP_OFFSET 0x0040 320 #define OMAP4430_PM_L3INIT_UNIPRO1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0040) 321 #define OMAP4_RM_L3INIT_UNIPRO1_CONTEXT_OFFSET 0x0044 322 #define OMAP4430_RM_L3INIT_UNIPRO1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0044) 323 #define OMAP4_PM_L3INIT_USB_HOST_WKDEP_OFFSET 0x0058 324 #define OMAP4430_PM_L3INIT_USB_HOST_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0058) 325 #define OMAP4_RM_L3INIT_USB_HOST_CONTEXT_OFFSET 0x005c 326 #define OMAP4430_RM_L3INIT_USB_HOST_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x005c) 327 #define OMAP4_PM_L3INIT_USB_OTG_WKDEP_OFFSET 0x0060 328 #define OMAP4430_PM_L3INIT_USB_OTG_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0060) 329 #define OMAP4_RM_L3INIT_USB_OTG_CONTEXT_OFFSET 0x0064 330 #define OMAP4430_RM_L3INIT_USB_OTG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0064) 331 #define OMAP4_PM_L3INIT_USB_TLL_WKDEP_OFFSET 0x0068 332 #define OMAP4430_PM_L3INIT_USB_TLL_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0068) 333 #define OMAP4_RM_L3INIT_USB_TLL_CONTEXT_OFFSET 0x006c 334 #define OMAP4430_RM_L3INIT_USB_TLL_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x006c) 335 #define OMAP4_RM_L3INIT_P1500_CONTEXT_OFFSET 0x007c 336 #define OMAP4430_RM_L3INIT_P1500_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x007c) 337 #define OMAP4_RM_L3INIT_EMAC_CONTEXT_OFFSET 0x0084 338 #define OMAP4430_RM_L3INIT_EMAC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0084) 339 #define OMAP4_PM_L3INIT_SATA_WKDEP_OFFSET 0x0088 340 #define OMAP4430_PM_L3INIT_SATA_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0088) 341 #define OMAP4_RM_L3INIT_SATA_CONTEXT_OFFSET 0x008c 342 #define OMAP4430_RM_L3INIT_SATA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x008c) 343 #define OMAP4_RM_L3INIT_TPPSS_CONTEXT_OFFSET 0x0094 344 #define OMAP4430_RM_L3INIT_TPPSS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0094) 345 #define OMAP4_PM_L3INIT_PCIESS_WKDEP_OFFSET 0x0098 346 #define OMAP4430_PM_L3INIT_PCIESS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x0098) 347 #define OMAP4_RM_L3INIT_PCIESS_CONTEXT_OFFSET 0x009c 348 #define OMAP4430_RM_L3INIT_PCIESS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x009c) 349 #define OMAP4_RM_L3INIT_CCPTX_CONTEXT_OFFSET 0x00ac 350 #define OMAP4430_RM_L3INIT_CCPTX_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00ac) 351 #define OMAP4_PM_L3INIT_XHPI_WKDEP_OFFSET 0x00c0 352 #define OMAP4430_PM_L3INIT_XHPI_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00c0) 353 #define OMAP4_RM_L3INIT_XHPI_CONTEXT_OFFSET 0x00c4 354 #define OMAP4430_RM_L3INIT_XHPI_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00c4) 355 #define OMAP4_PM_L3INIT_MMC6_WKDEP_OFFSET 0x00c8 356 #define OMAP4430_PM_L3INIT_MMC6_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00c8) 357 #define OMAP4_RM_L3INIT_MMC6_CONTEXT_OFFSET 0x00cc 358 #define OMAP4430_RM_L3INIT_MMC6_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00cc) 359 #define OMAP4_PM_L3INIT_USB_HOST_FS_WKDEP_OFFSET 0x00d0 360 #define OMAP4430_PM_L3INIT_USB_HOST_FS_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00d0) 361 #define OMAP4_RM_L3INIT_USB_HOST_FS_CONTEXT_OFFSET 0x00d4 362 #define OMAP4430_RM_L3INIT_USB_HOST_FS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00d4) 363 #define OMAP4_RM_L3INIT_USBPHYOCP2SCP_CONTEXT_OFFSET 0x00e4 364 #define OMAP4430_RM_L3INIT_USBPHYOCP2SCP_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L3INIT_INST, 0x00e4) 365 366 /* PRM.L4PER_PRM register offsets */ 367 #define OMAP4_PM_L4PER_PWRSTCTRL_OFFSET 0x0000 368 #define OMAP4430_PM_L4PER_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0000) 369 #define OMAP4_PM_L4PER_PWRSTST_OFFSET 0x0004 370 #define OMAP4430_PM_L4PER_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0004) 371 #define OMAP4_RM_L4PER_ADC_CONTEXT_OFFSET 0x0024 372 #define OMAP4430_RM_L4PER_ADC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0024) 373 #define OMAP4_PM_L4PER_DMTIMER10_WKDEP_OFFSET 0x0028 374 #define OMAP4430_PM_L4PER_DMTIMER10_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0028) 375 #define OMAP4_RM_L4PER_DMTIMER10_CONTEXT_OFFSET 0x002c 376 #define OMAP4430_RM_L4PER_DMTIMER10_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x002c) 377 #define OMAP4_PM_L4PER_DMTIMER11_WKDEP_OFFSET 0x0030 378 #define OMAP4430_PM_L4PER_DMTIMER11_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0030) 379 #define OMAP4_RM_L4PER_DMTIMER11_CONTEXT_OFFSET 0x0034 380 #define OMAP4430_RM_L4PER_DMTIMER11_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0034) 381 #define OMAP4_PM_L4PER_DMTIMER2_WKDEP_OFFSET 0x0038 382 #define OMAP4430_PM_L4PER_DMTIMER2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0038) 383 #define OMAP4_RM_L4PER_DMTIMER2_CONTEXT_OFFSET 0x003c 384 #define OMAP4430_RM_L4PER_DMTIMER2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x003c) 385 #define OMAP4_PM_L4PER_DMTIMER3_WKDEP_OFFSET 0x0040 386 #define OMAP4430_PM_L4PER_DMTIMER3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0040) 387 #define OMAP4_RM_L4PER_DMTIMER3_CONTEXT_OFFSET 0x0044 388 #define OMAP4430_RM_L4PER_DMTIMER3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0044) 389 #define OMAP4_PM_L4PER_DMTIMER4_WKDEP_OFFSET 0x0048 390 #define OMAP4430_PM_L4PER_DMTIMER4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0048) 391 #define OMAP4_RM_L4PER_DMTIMER4_CONTEXT_OFFSET 0x004c 392 #define OMAP4430_RM_L4PER_DMTIMER4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x004c) 393 #define OMAP4_PM_L4PER_DMTIMER9_WKDEP_OFFSET 0x0050 394 #define OMAP4430_PM_L4PER_DMTIMER9_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0050) 395 #define OMAP4_RM_L4PER_DMTIMER9_CONTEXT_OFFSET 0x0054 396 #define OMAP4430_RM_L4PER_DMTIMER9_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0054) 397 #define OMAP4_RM_L4PER_ELM_CONTEXT_OFFSET 0x005c 398 #define OMAP4430_RM_L4PER_ELM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x005c) 399 #define OMAP4_PM_L4PER_GPIO2_WKDEP_OFFSET 0x0060 400 #define OMAP4430_PM_L4PER_GPIO2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0060) 401 #define OMAP4_RM_L4PER_GPIO2_CONTEXT_OFFSET 0x0064 402 #define OMAP4430_RM_L4PER_GPIO2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0064) 403 #define OMAP4_PM_L4PER_GPIO3_WKDEP_OFFSET 0x0068 404 #define OMAP4430_PM_L4PER_GPIO3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0068) 405 #define OMAP4_RM_L4PER_GPIO3_CONTEXT_OFFSET 0x006c 406 #define OMAP4430_RM_L4PER_GPIO3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x006c) 407 #define OMAP4_PM_L4PER_GPIO4_WKDEP_OFFSET 0x0070 408 #define OMAP4430_PM_L4PER_GPIO4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0070) 409 #define OMAP4_RM_L4PER_GPIO4_CONTEXT_OFFSET 0x0074 410 #define OMAP4430_RM_L4PER_GPIO4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0074) 411 #define OMAP4_PM_L4PER_GPIO5_WKDEP_OFFSET 0x0078 412 #define OMAP4430_PM_L4PER_GPIO5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0078) 413 #define OMAP4_RM_L4PER_GPIO5_CONTEXT_OFFSET 0x007c 414 #define OMAP4430_RM_L4PER_GPIO5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x007c) 415 #define OMAP4_PM_L4PER_GPIO6_WKDEP_OFFSET 0x0080 416 #define OMAP4430_PM_L4PER_GPIO6_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0080) 417 #define OMAP4_RM_L4PER_GPIO6_CONTEXT_OFFSET 0x0084 418 #define OMAP4430_RM_L4PER_GPIO6_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0084) 419 #define OMAP4_RM_L4PER_HDQ1W_CONTEXT_OFFSET 0x008c 420 #define OMAP4430_RM_L4PER_HDQ1W_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x008c) 421 #define OMAP4_PM_L4PER_HECC1_WKDEP_OFFSET 0x0090 422 #define OMAP4430_PM_L4PER_HECC1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0090) 423 #define OMAP4_RM_L4PER_HECC1_CONTEXT_OFFSET 0x0094 424 #define OMAP4430_RM_L4PER_HECC1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0094) 425 #define OMAP4_PM_L4PER_HECC2_WKDEP_OFFSET 0x0098 426 #define OMAP4430_PM_L4PER_HECC2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0098) 427 #define OMAP4_RM_L4PER_HECC2_CONTEXT_OFFSET 0x009c 428 #define OMAP4430_RM_L4PER_HECC2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x009c) 429 #define OMAP4_PM_L4PER_I2C1_WKDEP_OFFSET 0x00a0 430 #define OMAP4430_PM_L4PER_I2C1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00a0) 431 #define OMAP4_RM_L4PER_I2C1_CONTEXT_OFFSET 0x00a4 432 #define OMAP4430_RM_L4PER_I2C1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00a4) 433 #define OMAP4_PM_L4PER_I2C2_WKDEP_OFFSET 0x00a8 434 #define OMAP4430_PM_L4PER_I2C2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00a8) 435 #define OMAP4_RM_L4PER_I2C2_CONTEXT_OFFSET 0x00ac 436 #define OMAP4430_RM_L4PER_I2C2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00ac) 437 #define OMAP4_PM_L4PER_I2C3_WKDEP_OFFSET 0x00b0 438 #define OMAP4430_PM_L4PER_I2C3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00b0) 439 #define OMAP4_RM_L4PER_I2C3_CONTEXT_OFFSET 0x00b4 440 #define OMAP4430_RM_L4PER_I2C3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00b4) 441 #define OMAP4_PM_L4PER_I2C4_WKDEP_OFFSET 0x00b8 442 #define OMAP4430_PM_L4PER_I2C4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00b8) 443 #define OMAP4_RM_L4PER_I2C4_CONTEXT_OFFSET 0x00bc 444 #define OMAP4430_RM_L4PER_I2C4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00bc) 445 #define OMAP4_RM_L4PER_L4_PER_CONTEXT_OFFSET 0x00c0 446 #define OMAP4430_RM_L4PER_L4_PER_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00c0) 447 #define OMAP4_PM_L4PER_MCASP2_WKDEP_OFFSET 0x00d0 448 #define OMAP4430_PM_L4PER_MCASP2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00d0) 449 #define OMAP4_RM_L4PER_MCASP2_CONTEXT_OFFSET 0x00d4 450 #define OMAP4430_RM_L4PER_MCASP2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00d4) 451 #define OMAP4_PM_L4PER_MCASP3_WKDEP_OFFSET 0x00d8 452 #define OMAP4430_PM_L4PER_MCASP3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00d8) 453 #define OMAP4_RM_L4PER_MCASP3_CONTEXT_OFFSET 0x00dc 454 #define OMAP4430_RM_L4PER_MCASP3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00dc) 455 #define OMAP4_PM_L4PER_MCBSP4_WKDEP_OFFSET 0x00e0 456 #define OMAP4430_PM_L4PER_MCBSP4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00e0) 457 #define OMAP4_RM_L4PER_MCBSP4_CONTEXT_OFFSET 0x00e4 458 #define OMAP4430_RM_L4PER_MCBSP4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00e4) 459 #define OMAP4_RM_L4PER_MGATE_CONTEXT_OFFSET 0x00ec 460 #define OMAP4430_RM_L4PER_MGATE_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00ec) 461 #define OMAP4_PM_L4PER_MCSPI1_WKDEP_OFFSET 0x00f0 462 #define OMAP4430_PM_L4PER_MCSPI1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00f0) 463 #define OMAP4_RM_L4PER_MCSPI1_CONTEXT_OFFSET 0x00f4 464 #define OMAP4430_RM_L4PER_MCSPI1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00f4) 465 #define OMAP4_PM_L4PER_MCSPI2_WKDEP_OFFSET 0x00f8 466 #define OMAP4430_PM_L4PER_MCSPI2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00f8) 467 #define OMAP4_RM_L4PER_MCSPI2_CONTEXT_OFFSET 0x00fc 468 #define OMAP4430_RM_L4PER_MCSPI2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x00fc) 469 #define OMAP4_PM_L4PER_MCSPI3_WKDEP_OFFSET 0x0100 470 #define OMAP4430_PM_L4PER_MCSPI3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0100) 471 #define OMAP4_RM_L4PER_MCSPI3_CONTEXT_OFFSET 0x0104 472 #define OMAP4430_RM_L4PER_MCSPI3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0104) 473 #define OMAP4_PM_L4PER_MCSPI4_WKDEP_OFFSET 0x0108 474 #define OMAP4430_PM_L4PER_MCSPI4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0108) 475 #define OMAP4_RM_L4PER_MCSPI4_CONTEXT_OFFSET 0x010c 476 #define OMAP4430_RM_L4PER_MCSPI4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x010c) 477 #define OMAP4_PM_L4PER_MMCSD3_WKDEP_OFFSET 0x0120 478 #define OMAP4430_PM_L4PER_MMCSD3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0120) 479 #define OMAP4_RM_L4PER_MMCSD3_CONTEXT_OFFSET 0x0124 480 #define OMAP4430_RM_L4PER_MMCSD3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0124) 481 #define OMAP4_PM_L4PER_MMCSD4_WKDEP_OFFSET 0x0128 482 #define OMAP4430_PM_L4PER_MMCSD4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0128) 483 #define OMAP4_RM_L4PER_MMCSD4_CONTEXT_OFFSET 0x012c 484 #define OMAP4430_RM_L4PER_MMCSD4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x012c) 485 #define OMAP4_RM_L4PER_MSPROHG_CONTEXT_OFFSET 0x0134 486 #define OMAP4430_RM_L4PER_MSPROHG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0134) 487 #define OMAP4_PM_L4PER_SLIMBUS2_WKDEP_OFFSET 0x0138 488 #define OMAP4430_PM_L4PER_SLIMBUS2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0138) 489 #define OMAP4_RM_L4PER_SLIMBUS2_CONTEXT_OFFSET 0x013c 490 #define OMAP4430_RM_L4PER_SLIMBUS2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x013c) 491 #define OMAP4_PM_L4PER_UART1_WKDEP_OFFSET 0x0140 492 #define OMAP4430_PM_L4PER_UART1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0140) 493 #define OMAP4_RM_L4PER_UART1_CONTEXT_OFFSET 0x0144 494 #define OMAP4430_RM_L4PER_UART1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0144) 495 #define OMAP4_PM_L4PER_UART2_WKDEP_OFFSET 0x0148 496 #define OMAP4430_PM_L4PER_UART2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0148) 497 #define OMAP4_RM_L4PER_UART2_CONTEXT_OFFSET 0x014c 498 #define OMAP4430_RM_L4PER_UART2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x014c) 499 #define OMAP4_PM_L4PER_UART3_WKDEP_OFFSET 0x0150 500 #define OMAP4430_PM_L4PER_UART3_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0150) 501 #define OMAP4_RM_L4PER_UART3_CONTEXT_OFFSET 0x0154 502 #define OMAP4430_RM_L4PER_UART3_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0154) 503 #define OMAP4_PM_L4PER_UART4_WKDEP_OFFSET 0x0158 504 #define OMAP4430_PM_L4PER_UART4_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0158) 505 #define OMAP4_RM_L4PER_UART4_CONTEXT_OFFSET 0x015c 506 #define OMAP4430_RM_L4PER_UART4_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x015c) 507 #define OMAP4_PM_L4PER_MMCSD5_WKDEP_OFFSET 0x0160 508 #define OMAP4430_PM_L4PER_MMCSD5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0160) 509 #define OMAP4_RM_L4PER_MMCSD5_CONTEXT_OFFSET 0x0164 510 #define OMAP4430_RM_L4PER_MMCSD5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0164) 511 #define OMAP4_PM_L4PER_I2C5_WKDEP_OFFSET 0x0168 512 #define OMAP4430_PM_L4PER_I2C5_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x0168) 513 #define OMAP4_RM_L4PER_I2C5_CONTEXT_OFFSET 0x016c 514 #define OMAP4430_RM_L4PER_I2C5_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x016c) 515 #define OMAP4_RM_L4SEC_AES1_CONTEXT_OFFSET 0x01a4 516 #define OMAP4430_RM_L4SEC_AES1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01a4) 517 #define OMAP4_RM_L4SEC_AES2_CONTEXT_OFFSET 0x01ac 518 #define OMAP4430_RM_L4SEC_AES2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01ac) 519 #define OMAP4_RM_L4SEC_DES3DES_CONTEXT_OFFSET 0x01b4 520 #define OMAP4430_RM_L4SEC_DES3DES_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01b4) 521 #define OMAP4_RM_L4SEC_PKAEIP29_CONTEXT_OFFSET 0x01bc 522 #define OMAP4430_RM_L4SEC_PKAEIP29_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01bc) 523 #define OMAP4_RM_L4SEC_RNG_CONTEXT_OFFSET 0x01c4 524 #define OMAP4430_RM_L4SEC_RNG_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01c4) 525 #define OMAP4_RM_L4SEC_SHA2MD51_CONTEXT_OFFSET 0x01cc 526 #define OMAP4430_RM_L4SEC_SHA2MD51_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01cc) 527 #define OMAP4_RM_L4SEC_CRYPTODMA_CONTEXT_OFFSET 0x01dc 528 #define OMAP4430_RM_L4SEC_CRYPTODMA_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_L4PER_INST, 0x01dc) 529 530 /* PRM.CEFUSE_PRM register offsets */ 531 #define OMAP4_PM_CEFUSE_PWRSTCTRL_OFFSET 0x0000 532 #define OMAP4430_PM_CEFUSE_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CEFUSE_INST, 0x0000) 533 #define OMAP4_PM_CEFUSE_PWRSTST_OFFSET 0x0004 534 #define OMAP4430_PM_CEFUSE_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CEFUSE_INST, 0x0004) 535 #define OMAP4_RM_CEFUSE_CEFUSE_CONTEXT_OFFSET 0x0024 536 #define OMAP4430_RM_CEFUSE_CEFUSE_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_CEFUSE_INST, 0x0024) 537 538 /* PRM.WKUP_PRM register offsets */ 539 #define OMAP4_RM_WKUP_L4WKUP_CONTEXT_OFFSET 0x0024 540 #define OMAP4430_RM_WKUP_L4WKUP_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0024) 541 #define OMAP4_RM_WKUP_WDT1_CONTEXT_OFFSET 0x002c 542 #define OMAP4430_RM_WKUP_WDT1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x002c) 543 #define OMAP4_PM_WKUP_WDT2_WKDEP_OFFSET 0x0030 544 #define OMAP4430_PM_WKUP_WDT2_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0030) 545 #define OMAP4_RM_WKUP_WDT2_CONTEXT_OFFSET 0x0034 546 #define OMAP4430_RM_WKUP_WDT2_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0034) 547 #define OMAP4_PM_WKUP_GPIO1_WKDEP_OFFSET 0x0038 548 #define OMAP4430_PM_WKUP_GPIO1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0038) 549 #define OMAP4_RM_WKUP_GPIO1_CONTEXT_OFFSET 0x003c 550 #define OMAP4430_RM_WKUP_GPIO1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x003c) 551 #define OMAP4_PM_WKUP_TIMER1_WKDEP_OFFSET 0x0040 552 #define OMAP4430_PM_WKUP_TIMER1_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0040) 553 #define OMAP4_RM_WKUP_TIMER1_CONTEXT_OFFSET 0x0044 554 #define OMAP4430_RM_WKUP_TIMER1_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0044) 555 #define OMAP4_PM_WKUP_TIMER12_WKDEP_OFFSET 0x0048 556 #define OMAP4430_PM_WKUP_TIMER12_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0048) 557 #define OMAP4_RM_WKUP_TIMER12_CONTEXT_OFFSET 0x004c 558 #define OMAP4430_RM_WKUP_TIMER12_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x004c) 559 #define OMAP4_RM_WKUP_SYNCTIMER_CONTEXT_OFFSET 0x0054 560 #define OMAP4430_RM_WKUP_SYNCTIMER_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0054) 561 #define OMAP4_PM_WKUP_USIM_WKDEP_OFFSET 0x0058 562 #define OMAP4430_PM_WKUP_USIM_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0058) 563 #define OMAP4_RM_WKUP_USIM_CONTEXT_OFFSET 0x005c 564 #define OMAP4430_RM_WKUP_USIM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x005c) 565 #define OMAP4_RM_WKUP_SARRAM_CONTEXT_OFFSET 0x0064 566 #define OMAP4430_RM_WKUP_SARRAM_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0064) 567 #define OMAP4_PM_WKUP_KEYBOARD_WKDEP_OFFSET 0x0078 568 #define OMAP4430_PM_WKUP_KEYBOARD_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0078) 569 #define OMAP4_RM_WKUP_KEYBOARD_CONTEXT_OFFSET 0x007c 570 #define OMAP4430_RM_WKUP_KEYBOARD_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x007c) 571 #define OMAP4_PM_WKUP_RTC_WKDEP_OFFSET 0x0080 572 #define OMAP4430_PM_WKUP_RTC_WKDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0080) 573 #define OMAP4_RM_WKUP_RTC_CONTEXT_OFFSET 0x0084 574 #define OMAP4430_RM_WKUP_RTC_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_INST, 0x0084) 575 576 /* PRM.WKUP_CM register offsets */ 577 #define OMAP4_CM_WKUP_CLKSTCTRL_OFFSET 0x0000 578 #define OMAP4430_CM_WKUP_CLKSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0000) 579 #define OMAP4_CM_WKUP_L4WKUP_CLKCTRL_OFFSET 0x0020 580 #define OMAP4430_CM_WKUP_L4WKUP_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0020) 581 #define OMAP4_CM_WKUP_WDT1_CLKCTRL_OFFSET 0x0028 582 #define OMAP4430_CM_WKUP_WDT1_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0028) 583 #define OMAP4_CM_WKUP_WDT2_CLKCTRL_OFFSET 0x0030 584 #define OMAP4430_CM_WKUP_WDT2_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0030) 585 #define OMAP4_CM_WKUP_GPIO1_CLKCTRL_OFFSET 0x0038 586 #define OMAP4430_CM_WKUP_GPIO1_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0038) 587 #define OMAP4_CM_WKUP_TIMER1_CLKCTRL_OFFSET 0x0040 588 #define OMAP4430_CM_WKUP_TIMER1_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0040) 589 #define OMAP4_CM_WKUP_TIMER12_CLKCTRL_OFFSET 0x0048 590 #define OMAP4430_CM_WKUP_TIMER12_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0048) 591 #define OMAP4_CM_WKUP_SYNCTIMER_CLKCTRL_OFFSET 0x0050 592 #define OMAP4430_CM_WKUP_SYNCTIMER_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0050) 593 #define OMAP4_CM_WKUP_USIM_CLKCTRL_OFFSET 0x0058 594 #define OMAP4430_CM_WKUP_USIM_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0058) 595 #define OMAP4_CM_WKUP_SARRAM_CLKCTRL_OFFSET 0x0060 596 #define OMAP4430_CM_WKUP_SARRAM_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0060) 597 #define OMAP4_CM_WKUP_KEYBOARD_CLKCTRL_OFFSET 0x0078 598 #define OMAP4430_CM_WKUP_KEYBOARD_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0078) 599 #define OMAP4_CM_WKUP_RTC_CLKCTRL_OFFSET 0x0080 600 #define OMAP4430_CM_WKUP_RTC_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0080) 601 #define OMAP4_CM_WKUP_BANDGAP_CLKCTRL_OFFSET 0x0088 602 #define OMAP4430_CM_WKUP_BANDGAP_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_WKUP_CM_INST, 0x0088) 603 604 /* PRM.EMU_PRM register offsets */ 605 #define OMAP4_PM_EMU_PWRSTCTRL_OFFSET 0x0000 606 #define OMAP4430_PM_EMU_PWRSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_INST, 0x0000) 607 #define OMAP4_PM_EMU_PWRSTST_OFFSET 0x0004 608 #define OMAP4430_PM_EMU_PWRSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_INST, 0x0004) 609 #define OMAP4_RM_EMU_DEBUGSS_CONTEXT_OFFSET 0x0024 610 #define OMAP4430_RM_EMU_DEBUGSS_CONTEXT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_INST, 0x0024) 611 612 /* PRM.EMU_CM register offsets */ 613 #define OMAP4_CM_EMU_CLKSTCTRL_OFFSET 0x0000 614 #define OMAP4430_CM_EMU_CLKSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_CM_INST, 0x0000) 615 #define OMAP4_CM_EMU_DYNAMICDEP_OFFSET 0x0008 616 #define OMAP4430_CM_EMU_DYNAMICDEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_CM_INST, 0x0008) 617 #define OMAP4_CM_EMU_DEBUGSS_CLKCTRL_OFFSET 0x0020 618 #define OMAP4430_CM_EMU_DEBUGSS_CLKCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_EMU_CM_INST, 0x0020) 619 620 /* PRM.DEVICE_PRM register offsets */ 621 #define OMAP4_PRM_RSTCTRL_OFFSET 0x0000 622 #define OMAP4430_PRM_RSTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0000) 623 #define OMAP4_PRM_RSTST_OFFSET 0x0004 624 #define OMAP4430_PRM_RSTST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0004) 625 #define OMAP4_PRM_RSTTIME_OFFSET 0x0008 626 #define OMAP4430_PRM_RSTTIME OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0008) 627 #define OMAP4_PRM_CLKREQCTRL_OFFSET 0x000c 628 #define OMAP4430_PRM_CLKREQCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x000c) 629 #define OMAP4_PRM_VOLTCTRL_OFFSET 0x0010 630 #define OMAP4430_PRM_VOLTCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0010) 631 #define OMAP4_PRM_PWRREQCTRL_OFFSET 0x0014 632 #define OMAP4430_PRM_PWRREQCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0014) 633 #define OMAP4_PRM_PSCON_COUNT_OFFSET 0x0018 634 #define OMAP4430_PRM_PSCON_COUNT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0018) 635 #define OMAP4_PRM_IO_COUNT_OFFSET 0x001c 636 #define OMAP4430_PRM_IO_COUNT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x001c) 637 #define OMAP4_PRM_IO_PMCTRL_OFFSET 0x0020 638 #define OMAP4430_PRM_IO_PMCTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0020) 639 #define OMAP4_PRM_VOLTSETUP_WARMRESET_OFFSET 0x0024 640 #define OMAP4430_PRM_VOLTSETUP_WARMRESET OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0024) 641 #define OMAP4_PRM_VOLTSETUP_CORE_OFF_OFFSET 0x0028 642 #define OMAP4430_PRM_VOLTSETUP_CORE_OFF OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0028) 643 #define OMAP4_PRM_VOLTSETUP_MPU_OFF_OFFSET 0x002c 644 #define OMAP4430_PRM_VOLTSETUP_MPU_OFF OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x002c) 645 #define OMAP4_PRM_VOLTSETUP_IVA_OFF_OFFSET 0x0030 646 #define OMAP4430_PRM_VOLTSETUP_IVA_OFF OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0030) 647 #define OMAP4_PRM_VOLTSETUP_CORE_RET_SLEEP_OFFSET 0x0034 648 #define OMAP4430_PRM_VOLTSETUP_CORE_RET_SLEEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0034) 649 #define OMAP4_PRM_VOLTSETUP_MPU_RET_SLEEP_OFFSET 0x0038 650 #define OMAP4430_PRM_VOLTSETUP_MPU_RET_SLEEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0038) 651 #define OMAP4_PRM_VOLTSETUP_IVA_RET_SLEEP_OFFSET 0x003c 652 #define OMAP4430_PRM_VOLTSETUP_IVA_RET_SLEEP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x003c) 653 #define OMAP4_PRM_VP_CORE_CONFIG_OFFSET 0x0040 654 #define OMAP4430_PRM_VP_CORE_CONFIG OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0040) 655 #define OMAP4_PRM_VP_CORE_STATUS_OFFSET 0x0044 656 #define OMAP4430_PRM_VP_CORE_STATUS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0044) 657 #define OMAP4_PRM_VP_CORE_VLIMITTO_OFFSET 0x0048 658 #define OMAP4430_PRM_VP_CORE_VLIMITTO OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0048) 659 #define OMAP4_PRM_VP_CORE_VOLTAGE_OFFSET 0x004c 660 #define OMAP4430_PRM_VP_CORE_VOLTAGE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x004c) 661 #define OMAP4_PRM_VP_CORE_VSTEPMAX_OFFSET 0x0050 662 #define OMAP4430_PRM_VP_CORE_VSTEPMAX OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0050) 663 #define OMAP4_PRM_VP_CORE_VSTEPMIN_OFFSET 0x0054 664 #define OMAP4430_PRM_VP_CORE_VSTEPMIN OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0054) 665 #define OMAP4_PRM_VP_MPU_CONFIG_OFFSET 0x0058 666 #define OMAP4430_PRM_VP_MPU_CONFIG OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0058) 667 #define OMAP4_PRM_VP_MPU_STATUS_OFFSET 0x005c 668 #define OMAP4430_PRM_VP_MPU_STATUS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x005c) 669 #define OMAP4_PRM_VP_MPU_VLIMITTO_OFFSET 0x0060 670 #define OMAP4430_PRM_VP_MPU_VLIMITTO OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0060) 671 #define OMAP4_PRM_VP_MPU_VOLTAGE_OFFSET 0x0064 672 #define OMAP4430_PRM_VP_MPU_VOLTAGE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0064) 673 #define OMAP4_PRM_VP_MPU_VSTEPMAX_OFFSET 0x0068 674 #define OMAP4430_PRM_VP_MPU_VSTEPMAX OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0068) 675 #define OMAP4_PRM_VP_MPU_VSTEPMIN_OFFSET 0x006c 676 #define OMAP4430_PRM_VP_MPU_VSTEPMIN OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x006c) 677 #define OMAP4_PRM_VP_IVA_CONFIG_OFFSET 0x0070 678 #define OMAP4430_PRM_VP_IVA_CONFIG OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0070) 679 #define OMAP4_PRM_VP_IVA_STATUS_OFFSET 0x0074 680 #define OMAP4430_PRM_VP_IVA_STATUS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0074) 681 #define OMAP4_PRM_VP_IVA_VLIMITTO_OFFSET 0x0078 682 #define OMAP4430_PRM_VP_IVA_VLIMITTO OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0078) 683 #define OMAP4_PRM_VP_IVA_VOLTAGE_OFFSET 0x007c 684 #define OMAP4430_PRM_VP_IVA_VOLTAGE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x007c) 685 #define OMAP4_PRM_VP_IVA_VSTEPMAX_OFFSET 0x0080 686 #define OMAP4430_PRM_VP_IVA_VSTEPMAX OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0080) 687 #define OMAP4_PRM_VP_IVA_VSTEPMIN_OFFSET 0x0084 688 #define OMAP4430_PRM_VP_IVA_VSTEPMIN OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0084) 689 #define OMAP4_PRM_VC_SMPS_SA_OFFSET 0x0088 690 #define OMAP4430_PRM_VC_SMPS_SA OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0088) 691 #define OMAP4_PRM_VC_VAL_SMPS_RA_VOL_OFFSET 0x008c 692 #define OMAP4430_PRM_VC_VAL_SMPS_RA_VOL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x008c) 693 #define OMAP4_PRM_VC_VAL_SMPS_RA_CMD_OFFSET 0x0090 694 #define OMAP4430_PRM_VC_VAL_SMPS_RA_CMD OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0090) 695 #define OMAP4_PRM_VC_VAL_CMD_VDD_CORE_L_OFFSET 0x0094 696 #define OMAP4430_PRM_VC_VAL_CMD_VDD_CORE_L OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0094) 697 #define OMAP4_PRM_VC_VAL_CMD_VDD_MPU_L_OFFSET 0x0098 698 #define OMAP4430_PRM_VC_VAL_CMD_VDD_MPU_L OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x0098) 699 #define OMAP4_PRM_VC_VAL_CMD_VDD_IVA_L_OFFSET 0x009c 700 #define OMAP4430_PRM_VC_VAL_CMD_VDD_IVA_L OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x009c) 701 #define OMAP4_PRM_VC_VAL_BYPASS_OFFSET 0x00a0 702 #define OMAP4430_PRM_VC_VAL_BYPASS OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00a0) 703 #define OMAP4_PRM_VC_CFG_CHANNEL_OFFSET 0x00a4 704 #define OMAP4430_PRM_VC_CFG_CHANNEL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00a4) 705 #define OMAP4_PRM_VC_CFG_I2C_MODE_OFFSET 0x00a8 706 #define OMAP4430_PRM_VC_CFG_I2C_MODE OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00a8) 707 #define OMAP4_PRM_VC_CFG_I2C_CLK_OFFSET 0x00ac 708 #define OMAP4430_PRM_VC_CFG_I2C_CLK OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00ac) 709 #define OMAP4_PRM_SRAM_COUNT_OFFSET 0x00b0 710 #define OMAP4430_PRM_SRAM_COUNT OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00b0) 711 #define OMAP4_PRM_SRAM_WKUP_SETUP_OFFSET 0x00b4 712 #define OMAP4430_PRM_SRAM_WKUP_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00b4) 713 #define OMAP4_PRM_LDO_SRAM_CORE_SETUP_OFFSET 0x00b8 714 #define OMAP4430_PRM_LDO_SRAM_CORE_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00b8) 715 #define OMAP4_PRM_LDO_SRAM_CORE_CTRL_OFFSET 0x00bc 716 #define OMAP4430_PRM_LDO_SRAM_CORE_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00bc) 717 #define OMAP4_PRM_LDO_SRAM_MPU_SETUP_OFFSET 0x00c0 718 #define OMAP4430_PRM_LDO_SRAM_MPU_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c0) 719 #define OMAP4_PRM_LDO_SRAM_MPU_CTRL_OFFSET 0x00c4 720 #define OMAP4430_PRM_LDO_SRAM_MPU_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c4) 721 #define OMAP4_PRM_LDO_SRAM_IVA_SETUP_OFFSET 0x00c8 722 #define OMAP4430_PRM_LDO_SRAM_IVA_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00c8) 723 #define OMAP4_PRM_LDO_SRAM_IVA_CTRL_OFFSET 0x00cc 724 #define OMAP4430_PRM_LDO_SRAM_IVA_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00cc) 725 #define OMAP4_PRM_LDO_ABB_MPU_SETUP_OFFSET 0x00d0 726 #define OMAP4430_PRM_LDO_ABB_MPU_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d0) 727 #define OMAP4_PRM_LDO_ABB_MPU_CTRL_OFFSET 0x00d4 728 #define OMAP4430_PRM_LDO_ABB_MPU_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d4) 729 #define OMAP4_PRM_LDO_ABB_IVA_SETUP_OFFSET 0x00d8 730 #define OMAP4430_PRM_LDO_ABB_IVA_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00d8) 731 #define OMAP4_PRM_LDO_ABB_IVA_CTRL_OFFSET 0x00dc 732 #define OMAP4430_PRM_LDO_ABB_IVA_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00dc) 733 #define OMAP4_PRM_LDO_BANDGAP_SETUP_OFFSET 0x00e0 734 #define OMAP4430_PRM_LDO_BANDGAP_SETUP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e0) 735 #define OMAP4_PRM_DEVICE_OFF_CTRL_OFFSET 0x00e4 736 #define OMAP4430_PRM_DEVICE_OFF_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e4) 737 #define OMAP4_PRM_PHASE1_CNDP_OFFSET 0x00e8 738 #define OMAP4430_PRM_PHASE1_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00e8) 739 #define OMAP4_PRM_PHASE2A_CNDP_OFFSET 0x00ec 740 #define OMAP4430_PRM_PHASE2A_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00ec) 741 #define OMAP4_PRM_PHASE2B_CNDP_OFFSET 0x00f0 742 #define OMAP4430_PRM_PHASE2B_CNDP OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f0) 743 #define OMAP4_PRM_MODEM_IF_CTRL_OFFSET 0x00f4 744 #define OMAP4430_PRM_MODEM_IF_CTRL OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f4) 745 #define OMAP4_PRM_VC_ERRST_OFFSET 0x00f8 746 #define OMAP4430_PRM_VC_ERRST OMAP44XX_PRM_REGADDR(OMAP4430_PRM_DEVICE_INST, 0x00f8) 747 748 #endif 749