xref: /openbmc/linux/arch/arm/mach-mvebu/pmsu_ll.S (revision 6509dc74)
16509dc74SThomas Petazzoni/*
26509dc74SThomas Petazzoni * Copyright (C) 2014 Marvell
36509dc74SThomas Petazzoni *
46509dc74SThomas Petazzoni * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
56509dc74SThomas Petazzoni * Gregory Clement <gregory.clement@free-electrons.com>
66509dc74SThomas Petazzoni *
76509dc74SThomas Petazzoni * This file is licensed under the terms of the GNU General Public
86509dc74SThomas Petazzoni * License version 2.  This program is licensed "as is" without any
96509dc74SThomas Petazzoni * warranty of any kind, whether express or implied.
106509dc74SThomas Petazzoni */
116509dc74SThomas Petazzoni
126509dc74SThomas Petazzoni#include <linux/linkage.h>
136509dc74SThomas Petazzoni#include <asm/assembler.h>
146509dc74SThomas Petazzoni
156509dc74SThomas Petazzoni/*
166509dc74SThomas Petazzoni * This is the entry point through which CPUs exiting cpuidle deep
176509dc74SThomas Petazzoni * idle state are going.
186509dc74SThomas Petazzoni */
196509dc74SThomas PetazzoniENTRY(armada_370_xp_cpu_resume)
206509dc74SThomas PetazzoniARM_BE8(setend	be )			@ go BE8 if entered LE
216509dc74SThomas Petazzoni	bl	ll_add_cpu_to_smp_group
226509dc74SThomas Petazzoni	bl	ll_enable_coherency
236509dc74SThomas Petazzoni	b	cpu_resume
246509dc74SThomas PetazzoniENDPROC(armada_370_xp_cpu_resume)
256509dc74SThomas Petazzoni
26