1c9347101SJongpill Lee /* 2c9347101SJongpill Lee * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd. 383014579SKukjin Kim * http://www.samsung.com 483014579SKukjin Kim * 5c9347101SJongpill Lee * EXYNOS - Power Management support 683014579SKukjin Kim * 783014579SKukjin Kim * Based on arch/arm/mach-s3c2410/pm.c 883014579SKukjin Kim * Copyright (c) 2006 Simtec Electronics 983014579SKukjin Kim * Ben Dooks <ben@simtec.co.uk> 1083014579SKukjin Kim * 1183014579SKukjin Kim * This program is free software; you can redistribute it and/or modify 1283014579SKukjin Kim * it under the terms of the GNU General Public License version 2 as 1383014579SKukjin Kim * published by the Free Software Foundation. 1483014579SKukjin Kim */ 1583014579SKukjin Kim 1683014579SKukjin Kim #include <linux/init.h> 1783014579SKukjin Kim #include <linux/suspend.h> 1883014579SKukjin Kim #include <linux/syscore_ops.h> 1983014579SKukjin Kim #include <linux/io.h> 2083014579SKukjin Kim #include <linux/err.h> 2183014579SKukjin Kim #include <linux/clk.h> 2283014579SKukjin Kim 2383014579SKukjin Kim #include <asm/cacheflush.h> 2483014579SKukjin Kim #include <asm/hardware/cache-l2x0.h> 2563b870f1SShawn Guo #include <asm/smp_scu.h> 2683014579SKukjin Kim 2783014579SKukjin Kim #include <plat/cpu.h> 2883014579SKukjin Kim #include <plat/pm.h> 2983014579SKukjin Kim #include <plat/pll.h> 3083014579SKukjin Kim #include <plat/regs-srom.h> 3183014579SKukjin Kim 3283014579SKukjin Kim #include <mach/regs-irq.h> 3383014579SKukjin Kim #include <mach/regs-gpio.h> 3483014579SKukjin Kim #include <mach/regs-clock.h> 3583014579SKukjin Kim #include <mach/regs-pmu.h> 3683014579SKukjin Kim #include <mach/pm-core.h> 3783014579SKukjin Kim #include <mach/pmu.h> 3883014579SKukjin Kim 3983014579SKukjin Kim static struct sleep_save exynos4_set_clksrc[] = { 40a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_TOP , .val = 0x00000001, }, 41a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_CAM , .val = 0x11111111, }, 42a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_TV , .val = 0x00000111, }, 43a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_LCD0 , .val = 0x00001111, }, 44a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_MAUDIO , .val = 0x00000001, }, 45a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_FSYS , .val = 0x01011111, }, 46a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_PERIL0 , .val = 0x01111111, }, 47a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_PERIL1 , .val = 0x01110111, }, 48a855039eSKukjin Kim { .reg = EXYNOS4_CLKSRC_MASK_DMC , .val = 0x00010000, }, 4983014579SKukjin Kim }; 5083014579SKukjin Kim 5183014579SKukjin Kim static struct sleep_save exynos4210_set_clksrc[] = { 52a855039eSKukjin Kim { .reg = EXYNOS4210_CLKSRC_MASK_LCD1 , .val = 0x00001111, }, 5383014579SKukjin Kim }; 5483014579SKukjin Kim 5583014579SKukjin Kim static struct sleep_save exynos4_epll_save[] = { 56a855039eSKukjin Kim SAVE_ITEM(EXYNOS4_EPLL_CON0), 57a855039eSKukjin Kim SAVE_ITEM(EXYNOS4_EPLL_CON1), 5883014579SKukjin Kim }; 5983014579SKukjin Kim 6083014579SKukjin Kim static struct sleep_save exynos4_vpll_save[] = { 61a855039eSKukjin Kim SAVE_ITEM(EXYNOS4_VPLL_CON0), 62a855039eSKukjin Kim SAVE_ITEM(EXYNOS4_VPLL_CON1), 6383014579SKukjin Kim }; 6483014579SKukjin Kim 65c9347101SJongpill Lee static struct sleep_save exynos_core_save[] = { 6683014579SKukjin Kim /* SROM side */ 6783014579SKukjin Kim SAVE_ITEM(S5P_SROM_BW), 6883014579SKukjin Kim SAVE_ITEM(S5P_SROM_BC0), 6983014579SKukjin Kim SAVE_ITEM(S5P_SROM_BC1), 7083014579SKukjin Kim SAVE_ITEM(S5P_SROM_BC2), 7183014579SKukjin Kim SAVE_ITEM(S5P_SROM_BC3), 7283014579SKukjin Kim }; 7383014579SKukjin Kim 7483014579SKukjin Kim 7583014579SKukjin Kim /* For Cortex-A9 Diagnostic and Power control register */ 7683014579SKukjin Kim static unsigned int save_arm_register[2]; 7783014579SKukjin Kim 78c9347101SJongpill Lee static int exynos_cpu_suspend(unsigned long arg) 7983014579SKukjin Kim { 8083014579SKukjin Kim outer_flush_all(); 8183014579SKukjin Kim 8283014579SKukjin Kim /* issue the standby signal into the pm unit. */ 8383014579SKukjin Kim cpu_do_idle(); 8483014579SKukjin Kim 8583014579SKukjin Kim /* we should never get past here */ 8683014579SKukjin Kim panic("sleep resumed to originator?"); 8783014579SKukjin Kim } 8883014579SKukjin Kim 89c9347101SJongpill Lee static void exynos_pm_prepare(void) 9083014579SKukjin Kim { 9183014579SKukjin Kim u32 tmp; 9283014579SKukjin Kim 93c9347101SJongpill Lee s3c_pm_do_save(exynos_core_save, ARRAY_SIZE(exynos_core_save)); 9483014579SKukjin Kim s3c_pm_do_save(exynos4_epll_save, ARRAY_SIZE(exynos4_epll_save)); 9583014579SKukjin Kim s3c_pm_do_save(exynos4_vpll_save, ARRAY_SIZE(exynos4_vpll_save)); 9683014579SKukjin Kim 9783014579SKukjin Kim tmp = __raw_readl(S5P_INFORM1); 9883014579SKukjin Kim 9983014579SKukjin Kim /* Set value of power down register for sleep mode */ 10083014579SKukjin Kim 10183014579SKukjin Kim exynos4_sys_powerdown_conf(SYS_SLEEP); 10283014579SKukjin Kim __raw_writel(S5P_CHECK_SLEEP, S5P_INFORM1); 10383014579SKukjin Kim 10483014579SKukjin Kim /* ensure at least INFORM0 has the resume address */ 10583014579SKukjin Kim 10683014579SKukjin Kim __raw_writel(virt_to_phys(s3c_cpu_resume), S5P_INFORM0); 10783014579SKukjin Kim 10883014579SKukjin Kim /* Before enter central sequence mode, clock src register have to set */ 10983014579SKukjin Kim 11083014579SKukjin Kim s3c_pm_do_restore_core(exynos4_set_clksrc, ARRAY_SIZE(exynos4_set_clksrc)); 11183014579SKukjin Kim 11283014579SKukjin Kim if (soc_is_exynos4210()) 11383014579SKukjin Kim s3c_pm_do_restore_core(exynos4210_set_clksrc, ARRAY_SIZE(exynos4210_set_clksrc)); 11483014579SKukjin Kim 11583014579SKukjin Kim } 11683014579SKukjin Kim 117c9347101SJongpill Lee static int exynos_pm_add(struct device *dev, struct subsys_interface *sif) 11883014579SKukjin Kim { 119c9347101SJongpill Lee pm_cpu_prep = exynos_pm_prepare; 120c9347101SJongpill Lee pm_cpu_sleep = exynos_cpu_suspend; 12183014579SKukjin Kim 12283014579SKukjin Kim return 0; 12383014579SKukjin Kim } 12483014579SKukjin Kim 12583014579SKukjin Kim static unsigned long pll_base_rate; 12683014579SKukjin Kim 12783014579SKukjin Kim static void exynos4_restore_pll(void) 12883014579SKukjin Kim { 12983014579SKukjin Kim unsigned long pll_con, locktime, lockcnt; 13083014579SKukjin Kim unsigned long pll_in_rate; 13183014579SKukjin Kim unsigned int p_div, epll_wait = 0, vpll_wait = 0; 13283014579SKukjin Kim 13383014579SKukjin Kim if (pll_base_rate == 0) 13483014579SKukjin Kim return; 13583014579SKukjin Kim 13683014579SKukjin Kim pll_in_rate = pll_base_rate; 13783014579SKukjin Kim 13883014579SKukjin Kim /* EPLL */ 13983014579SKukjin Kim pll_con = exynos4_epll_save[0].val; 14083014579SKukjin Kim 14183014579SKukjin Kim if (pll_con & (1 << 31)) { 14283014579SKukjin Kim pll_con &= (PLL46XX_PDIV_MASK << PLL46XX_PDIV_SHIFT); 14383014579SKukjin Kim p_div = (pll_con >> PLL46XX_PDIV_SHIFT); 14483014579SKukjin Kim 14583014579SKukjin Kim pll_in_rate /= 1000000; 14683014579SKukjin Kim 14783014579SKukjin Kim locktime = (3000 / pll_in_rate) * p_div; 14883014579SKukjin Kim lockcnt = locktime * 10000 / (10000 / pll_in_rate); 14983014579SKukjin Kim 150a855039eSKukjin Kim __raw_writel(lockcnt, EXYNOS4_EPLL_LOCK); 15183014579SKukjin Kim 15283014579SKukjin Kim s3c_pm_do_restore_core(exynos4_epll_save, 15383014579SKukjin Kim ARRAY_SIZE(exynos4_epll_save)); 15483014579SKukjin Kim epll_wait = 1; 15583014579SKukjin Kim } 15683014579SKukjin Kim 15783014579SKukjin Kim pll_in_rate = pll_base_rate; 15883014579SKukjin Kim 15983014579SKukjin Kim /* VPLL */ 16083014579SKukjin Kim pll_con = exynos4_vpll_save[0].val; 16183014579SKukjin Kim 16283014579SKukjin Kim if (pll_con & (1 << 31)) { 16383014579SKukjin Kim pll_in_rate /= 1000000; 16483014579SKukjin Kim /* 750us */ 16583014579SKukjin Kim locktime = 750; 16683014579SKukjin Kim lockcnt = locktime * 10000 / (10000 / pll_in_rate); 16783014579SKukjin Kim 168a855039eSKukjin Kim __raw_writel(lockcnt, EXYNOS4_VPLL_LOCK); 16983014579SKukjin Kim 17083014579SKukjin Kim s3c_pm_do_restore_core(exynos4_vpll_save, 17183014579SKukjin Kim ARRAY_SIZE(exynos4_vpll_save)); 17283014579SKukjin Kim vpll_wait = 1; 17383014579SKukjin Kim } 17483014579SKukjin Kim 17583014579SKukjin Kim /* Wait PLL locking */ 17683014579SKukjin Kim 17783014579SKukjin Kim do { 17883014579SKukjin Kim if (epll_wait) { 179a855039eSKukjin Kim pll_con = __raw_readl(EXYNOS4_EPLL_CON0); 180a855039eSKukjin Kim if (pll_con & (1 << EXYNOS4_EPLLCON0_LOCKED_SHIFT)) 18183014579SKukjin Kim epll_wait = 0; 18283014579SKukjin Kim } 18383014579SKukjin Kim 18483014579SKukjin Kim if (vpll_wait) { 185a855039eSKukjin Kim pll_con = __raw_readl(EXYNOS4_VPLL_CON0); 186a855039eSKukjin Kim if (pll_con & (1 << EXYNOS4_VPLLCON0_LOCKED_SHIFT)) 18783014579SKukjin Kim vpll_wait = 0; 18883014579SKukjin Kim } 18983014579SKukjin Kim } while (epll_wait || vpll_wait); 19083014579SKukjin Kim } 19183014579SKukjin Kim 192c9347101SJongpill Lee static struct subsys_interface exynos_pm_interface = { 1934a858cfcSKay Sievers .name = "exynos4_pm", 1949ee6af9cSThomas Abraham .subsys = &exynos_subsys, 195c9347101SJongpill Lee .add_dev = exynos_pm_add, 19683014579SKukjin Kim }; 19783014579SKukjin Kim 198c9347101SJongpill Lee static __init int exynos_pm_drvinit(void) 19983014579SKukjin Kim { 20083014579SKukjin Kim struct clk *pll_base; 20183014579SKukjin Kim unsigned int tmp; 20283014579SKukjin Kim 20383014579SKukjin Kim s3c_pm_init(); 20483014579SKukjin Kim 20583014579SKukjin Kim /* All wakeup disable */ 20683014579SKukjin Kim 20783014579SKukjin Kim tmp = __raw_readl(S5P_WAKEUP_MASK); 20883014579SKukjin Kim tmp |= ((0xFF << 8) | (0x1F << 1)); 20983014579SKukjin Kim __raw_writel(tmp, S5P_WAKEUP_MASK); 21083014579SKukjin Kim 211c9347101SJongpill Lee if (!soc_is_exynos5250()) { 21283014579SKukjin Kim pll_base = clk_get(NULL, "xtal"); 21383014579SKukjin Kim 21483014579SKukjin Kim if (!IS_ERR(pll_base)) { 21583014579SKukjin Kim pll_base_rate = clk_get_rate(pll_base); 21683014579SKukjin Kim clk_put(pll_base); 21783014579SKukjin Kim } 21883014579SKukjin Kim } 21983014579SKukjin Kim 220c9347101SJongpill Lee return subsys_interface_register(&exynos_pm_interface); 221c9347101SJongpill Lee } 222c9347101SJongpill Lee arch_initcall(exynos_pm_drvinit); 223c9347101SJongpill Lee 224c9347101SJongpill Lee static int exynos_pm_suspend(void) 22583014579SKukjin Kim { 22683014579SKukjin Kim unsigned long tmp; 22783014579SKukjin Kim 22883014579SKukjin Kim /* Setting Central Sequence Register for power down mode */ 22983014579SKukjin Kim 23083014579SKukjin Kim tmp = __raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION); 23183014579SKukjin Kim tmp &= ~S5P_CENTRAL_LOWPWR_CFG; 23283014579SKukjin Kim __raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION); 23383014579SKukjin Kim 2345ddfa842SInderpal Singh if (soc_is_exynos4212() || soc_is_exynos4412()) { 23583014579SKukjin Kim tmp = __raw_readl(S5P_CENTRAL_SEQ_OPTION); 23683014579SKukjin Kim tmp &= ~(S5P_USE_STANDBYWFI_ISP_ARM | 23783014579SKukjin Kim S5P_USE_STANDBYWFE_ISP_ARM); 23883014579SKukjin Kim __raw_writel(tmp, S5P_CENTRAL_SEQ_OPTION); 23983014579SKukjin Kim } 24083014579SKukjin Kim 24183014579SKukjin Kim /* Save Power control register */ 24283014579SKukjin Kim asm ("mrc p15, 0, %0, c15, c0, 0" 24383014579SKukjin Kim : "=r" (tmp) : : "cc"); 24483014579SKukjin Kim save_arm_register[0] = tmp; 24583014579SKukjin Kim 24683014579SKukjin Kim /* Save Diagnostic register */ 24783014579SKukjin Kim asm ("mrc p15, 0, %0, c15, c0, 1" 24883014579SKukjin Kim : "=r" (tmp) : : "cc"); 24983014579SKukjin Kim save_arm_register[1] = tmp; 25083014579SKukjin Kim 25183014579SKukjin Kim return 0; 25283014579SKukjin Kim } 25383014579SKukjin Kim 254c9347101SJongpill Lee static void exynos_pm_resume(void) 25583014579SKukjin Kim { 25683014579SKukjin Kim unsigned long tmp; 25783014579SKukjin Kim 25883014579SKukjin Kim /* 25983014579SKukjin Kim * If PMU failed while entering sleep mode, WFI will be 26083014579SKukjin Kim * ignored by PMU and then exiting cpu_do_idle(). 26183014579SKukjin Kim * S5P_CENTRAL_LOWPWR_CFG bit will not be set automatically 26283014579SKukjin Kim * in this situation. 26383014579SKukjin Kim */ 26483014579SKukjin Kim tmp = __raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION); 26583014579SKukjin Kim if (!(tmp & S5P_CENTRAL_LOWPWR_CFG)) { 26683014579SKukjin Kim tmp |= S5P_CENTRAL_LOWPWR_CFG; 26783014579SKukjin Kim __raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION); 26883014579SKukjin Kim /* No need to perform below restore code */ 26983014579SKukjin Kim goto early_wakeup; 27083014579SKukjin Kim } 27183014579SKukjin Kim /* Restore Power control register */ 27283014579SKukjin Kim tmp = save_arm_register[0]; 27383014579SKukjin Kim asm volatile ("mcr p15, 0, %0, c15, c0, 0" 27483014579SKukjin Kim : : "r" (tmp) 27583014579SKukjin Kim : "cc"); 27683014579SKukjin Kim 27783014579SKukjin Kim /* Restore Diagnostic register */ 27883014579SKukjin Kim tmp = save_arm_register[1]; 27983014579SKukjin Kim asm volatile ("mcr p15, 0, %0, c15, c0, 1" 28083014579SKukjin Kim : : "r" (tmp) 28183014579SKukjin Kim : "cc"); 28283014579SKukjin Kim 28383014579SKukjin Kim /* For release retention */ 28483014579SKukjin Kim 28583014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_MAUDIO_OPTION); 28683014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_GPIO_OPTION); 28783014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_UART_OPTION); 28883014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_MMCA_OPTION); 28983014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_MMCB_OPTION); 29083014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_EBIA_OPTION); 29183014579SKukjin Kim __raw_writel((1 << 28), S5P_PAD_RET_EBIB_OPTION); 29283014579SKukjin Kim 293c9347101SJongpill Lee s3c_pm_do_restore_core(exynos_core_save, ARRAY_SIZE(exynos_core_save)); 29483014579SKukjin Kim 29583014579SKukjin Kim exynos4_restore_pll(); 29683014579SKukjin Kim 297556ef3e4SMarek Szyprowski #ifdef CONFIG_SMP 29863b870f1SShawn Guo scu_enable(S5P_VA_SCU); 299556ef3e4SMarek Szyprowski #endif 30083014579SKukjin Kim 30183014579SKukjin Kim early_wakeup: 30283014579SKukjin Kim return; 30383014579SKukjin Kim } 30483014579SKukjin Kim 305c9347101SJongpill Lee static struct syscore_ops exynos_pm_syscore_ops = { 306c9347101SJongpill Lee .suspend = exynos_pm_suspend, 307c9347101SJongpill Lee .resume = exynos_pm_resume, 30883014579SKukjin Kim }; 30983014579SKukjin Kim 31083014579SKukjin Kim static __init int exynos4_pm_syscore_init(void) 31183014579SKukjin Kim { 312c9347101SJongpill Lee register_syscore_ops(&exynos_pm_syscore_ops); 31383014579SKukjin Kim return 0; 31483014579SKukjin Kim } 31583014579SKukjin Kim arch_initcall(exynos4_pm_syscore_init); 316