1d2912cb1SThomas Gleixner /* SPDX-License-Identifier: GPL-2.0-only */ 24baa9922SRussell King /* 34baa9922SRussell King * arch/arm/include/asm/assembler.h 44baa9922SRussell King * 54baa9922SRussell King * Copyright (C) 1996-2000 Russell King 64baa9922SRussell King * 74baa9922SRussell King * This file contains arm architecture specific defines 84baa9922SRussell King * for the different processors. 94baa9922SRussell King * 104baa9922SRussell King * Do not include any C declarations in this file - it is included by 114baa9922SRussell King * assembler source. 124baa9922SRussell King */ 132bc58a6fSMagnus Damm #ifndef __ASM_ASSEMBLER_H__ 142bc58a6fSMagnus Damm #define __ASM_ASSEMBLER_H__ 152bc58a6fSMagnus Damm 164baa9922SRussell King #ifndef __ASSEMBLY__ 174baa9922SRussell King #error "Only include this from assembly code" 184baa9922SRussell King #endif 194baa9922SRussell King 204baa9922SRussell King #include <asm/ptrace.h> 2180c59dafSDave Martin #include <asm/opcodes-virt.h> 220b1f68e8SCatalin Marinas #include <asm/asm-offsets.h> 239a2b51b6SAndrey Ryabinin #include <asm/page.h> 249a2b51b6SAndrey Ryabinin #include <asm/thread_info.h> 25747ffc2fSRussell King #include <asm/uaccess-asm.h> 264baa9922SRussell King 276f6f6a70SRob Herring #define IOMEM(x) (x) 286f6f6a70SRob Herring 294baa9922SRussell King /* 304baa9922SRussell King * Endian independent macros for shifting bytes within registers. 314baa9922SRussell King */ 324baa9922SRussell King #ifndef __ARMEB__ 33d98b90eaSVictor Kamensky #define lspull lsr 34d98b90eaSVictor Kamensky #define lspush lsl 354baa9922SRussell King #define get_byte_0 lsl #0 364baa9922SRussell King #define get_byte_1 lsr #8 374baa9922SRussell King #define get_byte_2 lsr #16 384baa9922SRussell King #define get_byte_3 lsr #24 394baa9922SRussell King #define put_byte_0 lsl #0 404baa9922SRussell King #define put_byte_1 lsl #8 414baa9922SRussell King #define put_byte_2 lsl #16 424baa9922SRussell King #define put_byte_3 lsl #24 434baa9922SRussell King #else 44d98b90eaSVictor Kamensky #define lspull lsl 45d98b90eaSVictor Kamensky #define lspush lsr 464baa9922SRussell King #define get_byte_0 lsr #24 474baa9922SRussell King #define get_byte_1 lsr #16 484baa9922SRussell King #define get_byte_2 lsr #8 494baa9922SRussell King #define get_byte_3 lsl #0 504baa9922SRussell King #define put_byte_0 lsl #24 514baa9922SRussell King #define put_byte_1 lsl #16 524baa9922SRussell King #define put_byte_2 lsl #8 534baa9922SRussell King #define put_byte_3 lsl #0 544baa9922SRussell King #endif 554baa9922SRussell King 56457c2403SBen Dooks /* Select code for any configuration running in BE8 mode */ 57457c2403SBen Dooks #ifdef CONFIG_CPU_ENDIAN_BE8 58457c2403SBen Dooks #define ARM_BE8(code...) code 59457c2403SBen Dooks #else 60457c2403SBen Dooks #define ARM_BE8(code...) 61457c2403SBen Dooks #endif 62457c2403SBen Dooks 634baa9922SRussell King /* 644baa9922SRussell King * Data preload for architectures that support it 654baa9922SRussell King */ 664baa9922SRussell King #if __LINUX_ARM_ARCH__ >= 5 674baa9922SRussell King #define PLD(code...) code 684baa9922SRussell King #else 694baa9922SRussell King #define PLD(code...) 704baa9922SRussell King #endif 714baa9922SRussell King 724baa9922SRussell King /* 734baa9922SRussell King * This can be used to enable code to cacheline align the destination 744baa9922SRussell King * pointer when bulk writing to memory. Experiments on StrongARM and 754baa9922SRussell King * XScale didn't show this a worthwhile thing to do when the cache is not 764baa9922SRussell King * set to write-allocate (this would need further testing on XScale when WA 774baa9922SRussell King * is used). 784baa9922SRussell King * 794baa9922SRussell King * On Feroceon there is much to gain however, regardless of cache mode. 804baa9922SRussell King */ 814baa9922SRussell King #ifdef CONFIG_CPU_FEROCEON 824baa9922SRussell King #define CALGN(code...) code 834baa9922SRussell King #else 844baa9922SRussell King #define CALGN(code...) 854baa9922SRussell King #endif 864baa9922SRussell King 87ffa47aa6SArnd Bergmann #define IMM12_MASK 0xfff 88ffa47aa6SArnd Bergmann 89d4664b6cSArd Biesheuvel /* the frame pointer used for stack unwinding */ 90d4664b6cSArd Biesheuvel ARM( fpreg .req r11 ) 91d4664b6cSArd Biesheuvel THUMB( fpreg .req r7 ) 92d4664b6cSArd Biesheuvel 934baa9922SRussell King /* 944baa9922SRussell King * Enable and disable interrupts 954baa9922SRussell King */ 964baa9922SRussell King #if __LINUX_ARM_ARCH__ >= 6 970d928b0bSUwe Kleine-König .macro disable_irq_notrace 984baa9922SRussell King cpsid i 994baa9922SRussell King .endm 1004baa9922SRussell King 1010d928b0bSUwe Kleine-König .macro enable_irq_notrace 1024baa9922SRussell King cpsie i 1034baa9922SRussell King .endm 1044baa9922SRussell King #else 1050d928b0bSUwe Kleine-König .macro disable_irq_notrace 1064baa9922SRussell King msr cpsr_c, #PSR_I_BIT | SVC_MODE 1074baa9922SRussell King .endm 1084baa9922SRussell King 1090d928b0bSUwe Kleine-König .macro enable_irq_notrace 1104baa9922SRussell King msr cpsr_c, #SVC_MODE 1114baa9922SRussell King .endm 1124baa9922SRussell King #endif 1134baa9922SRussell King 1143302caddSRussell King .macro asm_trace_hardirqs_off, save=1 1150d928b0bSUwe Kleine-König #if defined(CONFIG_TRACE_IRQFLAGS) 1163302caddSRussell King .if \save 1170d928b0bSUwe Kleine-König stmdb sp!, {r0-r3, ip, lr} 1183302caddSRussell King .endif 1190d928b0bSUwe Kleine-König bl trace_hardirqs_off 1203302caddSRussell King .if \save 1210d928b0bSUwe Kleine-König ldmia sp!, {r0-r3, ip, lr} 1223302caddSRussell King .endif 1230d928b0bSUwe Kleine-König #endif 1240d928b0bSUwe Kleine-König .endm 1250d928b0bSUwe Kleine-König 1263302caddSRussell King .macro asm_trace_hardirqs_on, cond=al, save=1 1270d928b0bSUwe Kleine-König #if defined(CONFIG_TRACE_IRQFLAGS) 1280d928b0bSUwe Kleine-König /* 1290d928b0bSUwe Kleine-König * actually the registers should be pushed and pop'd conditionally, but 1300d928b0bSUwe Kleine-König * after bl the flags are certainly clobbered 1310d928b0bSUwe Kleine-König */ 1323302caddSRussell King .if \save 1330d928b0bSUwe Kleine-König stmdb sp!, {r0-r3, ip, lr} 1343302caddSRussell King .endif 1350d928b0bSUwe Kleine-König bl\cond trace_hardirqs_on 1363302caddSRussell King .if \save 1370d928b0bSUwe Kleine-König ldmia sp!, {r0-r3, ip, lr} 1383302caddSRussell King .endif 1390d928b0bSUwe Kleine-König #endif 1400d928b0bSUwe Kleine-König .endm 1410d928b0bSUwe Kleine-König 1423302caddSRussell King .macro disable_irq, save=1 1430d928b0bSUwe Kleine-König disable_irq_notrace 1443302caddSRussell King asm_trace_hardirqs_off \save 1450d928b0bSUwe Kleine-König .endm 1460d928b0bSUwe Kleine-König 1470d928b0bSUwe Kleine-König .macro enable_irq 1480d928b0bSUwe Kleine-König asm_trace_hardirqs_on 1490d928b0bSUwe Kleine-König enable_irq_notrace 1500d928b0bSUwe Kleine-König .endm 1514baa9922SRussell King /* 1524baa9922SRussell King * Save the current IRQ state and disable IRQs. Note that this macro 1534baa9922SRussell King * assumes FIQs are enabled, and that the processor is in SVC mode. 1544baa9922SRussell King */ 1554baa9922SRussell King .macro save_and_disable_irqs, oldcpsr 15655bdd694SCatalin Marinas #ifdef CONFIG_CPU_V7M 15755bdd694SCatalin Marinas mrs \oldcpsr, primask 15855bdd694SCatalin Marinas #else 1594baa9922SRussell King mrs \oldcpsr, cpsr 16055bdd694SCatalin Marinas #endif 1614baa9922SRussell King disable_irq 1624baa9922SRussell King .endm 1634baa9922SRussell King 1648e43a905SRabin Vincent .macro save_and_disable_irqs_notrace, oldcpsr 165b2bf482aSVladimir Murzin #ifdef CONFIG_CPU_V7M 166b2bf482aSVladimir Murzin mrs \oldcpsr, primask 167b2bf482aSVladimir Murzin #else 1688e43a905SRabin Vincent mrs \oldcpsr, cpsr 169b2bf482aSVladimir Murzin #endif 1708e43a905SRabin Vincent disable_irq_notrace 1718e43a905SRabin Vincent .endm 1728e43a905SRabin Vincent 1734baa9922SRussell King /* 1744baa9922SRussell King * Restore interrupt state previously stored in a register. We don't 1754baa9922SRussell King * guarantee that this will preserve the flags. 1764baa9922SRussell King */ 1770d928b0bSUwe Kleine-König .macro restore_irqs_notrace, oldcpsr 17855bdd694SCatalin Marinas #ifdef CONFIG_CPU_V7M 17955bdd694SCatalin Marinas msr primask, \oldcpsr 18055bdd694SCatalin Marinas #else 1814baa9922SRussell King msr cpsr_c, \oldcpsr 18255bdd694SCatalin Marinas #endif 1834baa9922SRussell King .endm 1844baa9922SRussell King 1850d928b0bSUwe Kleine-König .macro restore_irqs, oldcpsr 1860d928b0bSUwe Kleine-König tst \oldcpsr, #PSR_I_BIT 18701e09a28SRussell King asm_trace_hardirqs_on cond=eq 1880d928b0bSUwe Kleine-König restore_irqs_notrace \oldcpsr 1890d928b0bSUwe Kleine-König .endm 1900d928b0bSUwe Kleine-König 19139ad04ccSCatalin Marinas /* 19214327c66SRussell King * Assembly version of "adr rd, BSYM(sym)". This should only be used to 19314327c66SRussell King * reference local symbols in the same assembly file which are to be 19414327c66SRussell King * resolved by the assembler. Other usage is undefined. 19514327c66SRussell King */ 19614327c66SRussell King .irp c,,eq,ne,cs,cc,mi,pl,vs,vc,hi,ls,ge,lt,gt,le,hs,lo 19714327c66SRussell King .macro badr\c, rd, sym 19814327c66SRussell King #ifdef CONFIG_THUMB2_KERNEL 19914327c66SRussell King adr\c \rd, \sym + 1 20014327c66SRussell King #else 20114327c66SRussell King adr\c \rd, \sym 20214327c66SRussell King #endif 20314327c66SRussell King .endm 20414327c66SRussell King .endr 20514327c66SRussell King 20650596b75SArd Biesheuvel .macro get_current, rd 20750596b75SArd Biesheuvel #ifdef CONFIG_CURRENT_POINTER_IN_TPIDRURO 20850596b75SArd Biesheuvel mrc p15, 0, \rd, c13, c0, 3 @ get TPIDRURO register 20950596b75SArd Biesheuvel #else 21050596b75SArd Biesheuvel get_thread_info \rd 21150596b75SArd Biesheuvel ldr \rd, [\rd, #TI_TASK] 21250596b75SArd Biesheuvel #endif 21350596b75SArd Biesheuvel .endm 21450596b75SArd Biesheuvel 21550596b75SArd Biesheuvel .macro set_current, rn 21650596b75SArd Biesheuvel #ifdef CONFIG_CURRENT_POINTER_IN_TPIDRURO 21750596b75SArd Biesheuvel mcr p15, 0, \rn, c13, c0, 3 @ set TPIDRURO register 21850596b75SArd Biesheuvel #endif 21950596b75SArd Biesheuvel .endm 22050596b75SArd Biesheuvel 22150596b75SArd Biesheuvel .macro reload_current, t1:req, t2:req 22250596b75SArd Biesheuvel #ifdef CONFIG_CURRENT_POINTER_IN_TPIDRURO 223*7b9896c3SArd Biesheuvel ldr_this_cpu \t1, __entry_task, \t1, \t2 22450596b75SArd Biesheuvel mcr p15, 0, \t1, c13, c0, 3 @ store in TPIDRURO 22550596b75SArd Biesheuvel #endif 22650596b75SArd Biesheuvel .endm 22750596b75SArd Biesheuvel 22814327c66SRussell King /* 22939ad04ccSCatalin Marinas * Get current thread_info. 23039ad04ccSCatalin Marinas */ 23139ad04ccSCatalin Marinas .macro get_thread_info, rd 23218ed1c01SArd Biesheuvel #ifdef CONFIG_THREAD_INFO_IN_TASK 23318ed1c01SArd Biesheuvel /* thread_info is the first member of struct task_struct */ 23418ed1c01SArd Biesheuvel get_current \rd 23518ed1c01SArd Biesheuvel #else 2369a2b51b6SAndrey Ryabinin ARM( mov \rd, sp, lsr #THREAD_SIZE_ORDER + PAGE_SHIFT ) 23739ad04ccSCatalin Marinas THUMB( mov \rd, sp ) 2389a2b51b6SAndrey Ryabinin THUMB( lsr \rd, \rd, #THREAD_SIZE_ORDER + PAGE_SHIFT ) 2399a2b51b6SAndrey Ryabinin mov \rd, \rd, lsl #THREAD_SIZE_ORDER + PAGE_SHIFT 24018ed1c01SArd Biesheuvel #endif 24139ad04ccSCatalin Marinas .endm 24239ad04ccSCatalin Marinas 2430b1f68e8SCatalin Marinas /* 2440b1f68e8SCatalin Marinas * Increment/decrement the preempt count. 2450b1f68e8SCatalin Marinas */ 2460b1f68e8SCatalin Marinas #ifdef CONFIG_PREEMPT_COUNT 2470b1f68e8SCatalin Marinas .macro inc_preempt_count, ti, tmp 2480b1f68e8SCatalin Marinas ldr \tmp, [\ti, #TI_PREEMPT] @ get preempt count 2490b1f68e8SCatalin Marinas add \tmp, \tmp, #1 @ increment it 2500b1f68e8SCatalin Marinas str \tmp, [\ti, #TI_PREEMPT] 2510b1f68e8SCatalin Marinas .endm 2520b1f68e8SCatalin Marinas 2530b1f68e8SCatalin Marinas .macro dec_preempt_count, ti, tmp 2540b1f68e8SCatalin Marinas ldr \tmp, [\ti, #TI_PREEMPT] @ get preempt count 2550b1f68e8SCatalin Marinas sub \tmp, \tmp, #1 @ decrement it 2560b1f68e8SCatalin Marinas str \tmp, [\ti, #TI_PREEMPT] 2570b1f68e8SCatalin Marinas .endm 2580b1f68e8SCatalin Marinas 2590b1f68e8SCatalin Marinas .macro dec_preempt_count_ti, ti, tmp 2600b1f68e8SCatalin Marinas get_thread_info \ti 2610b1f68e8SCatalin Marinas dec_preempt_count \ti, \tmp 2620b1f68e8SCatalin Marinas .endm 2630b1f68e8SCatalin Marinas #else 2640b1f68e8SCatalin Marinas .macro inc_preempt_count, ti, tmp 2650b1f68e8SCatalin Marinas .endm 2660b1f68e8SCatalin Marinas 2670b1f68e8SCatalin Marinas .macro dec_preempt_count, ti, tmp 2680b1f68e8SCatalin Marinas .endm 2690b1f68e8SCatalin Marinas 2700b1f68e8SCatalin Marinas .macro dec_preempt_count_ti, ti, tmp 2710b1f68e8SCatalin Marinas .endm 2720b1f68e8SCatalin Marinas #endif 2730b1f68e8SCatalin Marinas 274f441882aSVincent Whitchurch #define USERL(l, x...) \ 2754baa9922SRussell King 9999: x; \ 2764260415fSRussell King .pushsection __ex_table,"a"; \ 2774baa9922SRussell King .align 3; \ 278f441882aSVincent Whitchurch .long 9999b,l; \ 2794260415fSRussell King .popsection 280bac4e960SRussell King 281f441882aSVincent Whitchurch #define USER(x...) USERL(9001f, x) 282f441882aSVincent Whitchurch 283f00ec48fSRussell King #ifdef CONFIG_SMP 284f00ec48fSRussell King #define ALT_SMP(instr...) \ 285f00ec48fSRussell King 9998: instr 286ed3768a8SDave Martin /* 287ed3768a8SDave Martin * Note: if you get assembler errors from ALT_UP() when building with 288ed3768a8SDave Martin * CONFIG_THUMB2_KERNEL, you almost certainly need to use 289ed3768a8SDave Martin * ALT_SMP( W(instr) ... ) 290ed3768a8SDave Martin */ 291f00ec48fSRussell King #define ALT_UP(instr...) \ 292f00ec48fSRussell King .pushsection ".alt.smp.init", "a" ;\ 293450abd38SArd Biesheuvel .long 9998b - . ;\ 294ed3768a8SDave Martin 9997: instr ;\ 29589c6bc58SRussell King .if . - 9997b == 2 ;\ 29689c6bc58SRussell King nop ;\ 29789c6bc58SRussell King .endif ;\ 298ed3768a8SDave Martin .if . - 9997b != 4 ;\ 299ed3768a8SDave Martin .error "ALT_UP() content must assemble to exactly 4 bytes";\ 300ed3768a8SDave Martin .endif ;\ 301f00ec48fSRussell King .popsection 302f00ec48fSRussell King #define ALT_UP_B(label) \ 303f00ec48fSRussell King .pushsection ".alt.smp.init", "a" ;\ 304450abd38SArd Biesheuvel .long 9998b - . ;\ 305a780e485SJian Cai W(b) . + (label - 9998b) ;\ 306f00ec48fSRussell King .popsection 307f00ec48fSRussell King #else 308f00ec48fSRussell King #define ALT_SMP(instr...) 309f00ec48fSRussell King #define ALT_UP(instr...) instr 310f00ec48fSRussell King #define ALT_UP_B(label) b label 311f00ec48fSRussell King #endif 312f00ec48fSRussell King 313bac4e960SRussell King /* 314*7b9896c3SArd Biesheuvel * this_cpu_offset - load the per-CPU offset of this CPU into 315*7b9896c3SArd Biesheuvel * register 'rd' 316*7b9896c3SArd Biesheuvel */ 317*7b9896c3SArd Biesheuvel .macro this_cpu_offset, rd:req 318*7b9896c3SArd Biesheuvel #ifdef CONFIG_SMP 319*7b9896c3SArd Biesheuvel ALT_SMP(mrc p15, 0, \rd, c13, c0, 4) 320*7b9896c3SArd Biesheuvel #ifdef CONFIG_CPU_V6 321*7b9896c3SArd Biesheuvel ALT_UP_B(.L1_\@) 322*7b9896c3SArd Biesheuvel .L0_\@: 323*7b9896c3SArd Biesheuvel .subsection 1 324*7b9896c3SArd Biesheuvel .L1_\@: ldr_va \rd, __per_cpu_offset 325*7b9896c3SArd Biesheuvel b .L0_\@ 326*7b9896c3SArd Biesheuvel .previous 327*7b9896c3SArd Biesheuvel #endif 328*7b9896c3SArd Biesheuvel #else 329*7b9896c3SArd Biesheuvel mov \rd, #0 330*7b9896c3SArd Biesheuvel #endif 331*7b9896c3SArd Biesheuvel .endm 332*7b9896c3SArd Biesheuvel 333*7b9896c3SArd Biesheuvel /* 334d675d0bcSWill Deacon * Instruction barrier 335d675d0bcSWill Deacon */ 336d675d0bcSWill Deacon .macro instr_sync 337d675d0bcSWill Deacon #if __LINUX_ARM_ARCH__ >= 7 338d675d0bcSWill Deacon isb 339d675d0bcSWill Deacon #elif __LINUX_ARM_ARCH__ == 6 340d675d0bcSWill Deacon mcr p15, 0, r0, c7, c5, 4 341d675d0bcSWill Deacon #endif 342d675d0bcSWill Deacon .endm 343d675d0bcSWill Deacon 344d675d0bcSWill Deacon /* 345bac4e960SRussell King * SMP data memory barrier 346bac4e960SRussell King */ 347ed3768a8SDave Martin .macro smp_dmb mode 348bac4e960SRussell King #ifdef CONFIG_SMP 349bac4e960SRussell King #if __LINUX_ARM_ARCH__ >= 7 350ed3768a8SDave Martin .ifeqs "\mode","arm" 3513ea12806SWill Deacon ALT_SMP(dmb ish) 352ed3768a8SDave Martin .else 3533ea12806SWill Deacon ALT_SMP(W(dmb) ish) 354ed3768a8SDave Martin .endif 355bac4e960SRussell King #elif __LINUX_ARM_ARCH__ == 6 356f00ec48fSRussell King ALT_SMP(mcr p15, 0, r0, c7, c10, 5) @ dmb 357f00ec48fSRussell King #else 358f00ec48fSRussell King #error Incompatible SMP platform 359bac4e960SRussell King #endif 360ed3768a8SDave Martin .ifeqs "\mode","arm" 361f00ec48fSRussell King ALT_UP(nop) 362ed3768a8SDave Martin .else 363ed3768a8SDave Martin ALT_UP(W(nop)) 364ed3768a8SDave Martin .endif 365bac4e960SRussell King #endif 366bac4e960SRussell King .endm 367b86040a5SCatalin Marinas 36855bdd694SCatalin Marinas #if defined(CONFIG_CPU_V7M) 36955bdd694SCatalin Marinas /* 37055bdd694SCatalin Marinas * setmode is used to assert to be in svc mode during boot. For v7-M 37155bdd694SCatalin Marinas * this is done in __v7m_setup, so setmode can be empty here. 37255bdd694SCatalin Marinas */ 37355bdd694SCatalin Marinas .macro setmode, mode, reg 37455bdd694SCatalin Marinas .endm 37555bdd694SCatalin Marinas #elif defined(CONFIG_THUMB2_KERNEL) 376b86040a5SCatalin Marinas .macro setmode, mode, reg 377b86040a5SCatalin Marinas mov \reg, #\mode 378b86040a5SCatalin Marinas msr cpsr_c, \reg 379b86040a5SCatalin Marinas .endm 380b86040a5SCatalin Marinas #else 381b86040a5SCatalin Marinas .macro setmode, mode, reg 382b86040a5SCatalin Marinas msr cpsr_c, #\mode 383b86040a5SCatalin Marinas .endm 384b86040a5SCatalin Marinas #endif 3858b592783SCatalin Marinas 3868b592783SCatalin Marinas /* 38780c59dafSDave Martin * Helper macro to enter SVC mode cleanly and mask interrupts. reg is 38880c59dafSDave Martin * a scratch register for the macro to overwrite. 38980c59dafSDave Martin * 39080c59dafSDave Martin * This macro is intended for forcing the CPU into SVC mode at boot time. 39180c59dafSDave Martin * you cannot return to the original mode. 39280c59dafSDave Martin */ 39380c59dafSDave Martin .macro safe_svcmode_maskall reg:req 3940e0779daSLorenzo Pieralisi #if __LINUX_ARM_ARCH__ >= 6 && !defined(CONFIG_CPU_V7M) 39580c59dafSDave Martin mrs \reg , cpsr 3968e9c24a2SRussell King eor \reg, \reg, #HYP_MODE 3978e9c24a2SRussell King tst \reg, #MODE_MASK 39880c59dafSDave Martin bic \reg , \reg , #MODE_MASK 3998e9c24a2SRussell King orr \reg , \reg , #PSR_I_BIT | PSR_F_BIT | SVC_MODE 40080c59dafSDave Martin THUMB( orr \reg , \reg , #PSR_T_BIT ) 40180c59dafSDave Martin bne 1f 4022a552d5eSMarc Zyngier orr \reg, \reg, #PSR_A_BIT 40314327c66SRussell King badr lr, 2f 4042a552d5eSMarc Zyngier msr spsr_cxsf, \reg 40580c59dafSDave Martin __MSR_ELR_HYP(14) 40680c59dafSDave Martin __ERET 4072a552d5eSMarc Zyngier 1: msr cpsr_c, \reg 40880c59dafSDave Martin 2: 4091ecec696SDave Martin #else 4101ecec696SDave Martin /* 4111ecec696SDave Martin * workaround for possibly broken pre-v6 hardware 4121ecec696SDave Martin * (akita, Sharp Zaurus C-1000, PXA270-based) 4131ecec696SDave Martin */ 4141ecec696SDave Martin setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, \reg 4151ecec696SDave Martin #endif 41680c59dafSDave Martin .endm 41780c59dafSDave Martin 41880c59dafSDave Martin /* 4198b592783SCatalin Marinas * STRT/LDRT access macros with ARM and Thumb-2 variants 4208b592783SCatalin Marinas */ 4218b592783SCatalin Marinas #ifdef CONFIG_THUMB2_KERNEL 4228b592783SCatalin Marinas 4234e7682d0SCatalin Marinas .macro usraccoff, instr, reg, ptr, inc, off, cond, abort, t=TUSER() 4248b592783SCatalin Marinas 9999: 4258b592783SCatalin Marinas .if \inc == 1 426c001899aSStefan Agner \instr\()b\t\cond\().w \reg, [\ptr, #\off] 4278b592783SCatalin Marinas .elseif \inc == 4 428c001899aSStefan Agner \instr\t\cond\().w \reg, [\ptr, #\off] 4298b592783SCatalin Marinas .else 4308b592783SCatalin Marinas .error "Unsupported inc macro argument" 4318b592783SCatalin Marinas .endif 4328b592783SCatalin Marinas 4334260415fSRussell King .pushsection __ex_table,"a" 4348b592783SCatalin Marinas .align 3 4358b592783SCatalin Marinas .long 9999b, \abort 4364260415fSRussell King .popsection 4378b592783SCatalin Marinas .endm 4388b592783SCatalin Marinas 4398b592783SCatalin Marinas .macro usracc, instr, reg, ptr, inc, cond, rept, abort 4408b592783SCatalin Marinas @ explicit IT instruction needed because of the label 4418b592783SCatalin Marinas @ introduced by the USER macro 4428b592783SCatalin Marinas .ifnc \cond,al 4438b592783SCatalin Marinas .if \rept == 1 4448b592783SCatalin Marinas itt \cond 4458b592783SCatalin Marinas .elseif \rept == 2 4468b592783SCatalin Marinas ittt \cond 4478b592783SCatalin Marinas .else 4488b592783SCatalin Marinas .error "Unsupported rept macro argument" 4498b592783SCatalin Marinas .endif 4508b592783SCatalin Marinas .endif 4518b592783SCatalin Marinas 4528b592783SCatalin Marinas @ Slightly optimised to avoid incrementing the pointer twice 4538b592783SCatalin Marinas usraccoff \instr, \reg, \ptr, \inc, 0, \cond, \abort 4548b592783SCatalin Marinas .if \rept == 2 4551142b71dSWill Deacon usraccoff \instr, \reg, \ptr, \inc, \inc, \cond, \abort 4568b592783SCatalin Marinas .endif 4578b592783SCatalin Marinas 4588b592783SCatalin Marinas add\cond \ptr, #\rept * \inc 4598b592783SCatalin Marinas .endm 4608b592783SCatalin Marinas 4618b592783SCatalin Marinas #else /* !CONFIG_THUMB2_KERNEL */ 4628b592783SCatalin Marinas 4634e7682d0SCatalin Marinas .macro usracc, instr, reg, ptr, inc, cond, rept, abort, t=TUSER() 4648b592783SCatalin Marinas .rept \rept 4658b592783SCatalin Marinas 9999: 4668b592783SCatalin Marinas .if \inc == 1 467c001899aSStefan Agner \instr\()b\t\cond \reg, [\ptr], #\inc 4688b592783SCatalin Marinas .elseif \inc == 4 469c001899aSStefan Agner \instr\t\cond \reg, [\ptr], #\inc 4708b592783SCatalin Marinas .else 4718b592783SCatalin Marinas .error "Unsupported inc macro argument" 4728b592783SCatalin Marinas .endif 4738b592783SCatalin Marinas 4744260415fSRussell King .pushsection __ex_table,"a" 4758b592783SCatalin Marinas .align 3 4768b592783SCatalin Marinas .long 9999b, \abort 4774260415fSRussell King .popsection 4788b592783SCatalin Marinas .endr 4798b592783SCatalin Marinas .endm 4808b592783SCatalin Marinas 4818b592783SCatalin Marinas #endif /* CONFIG_THUMB2_KERNEL */ 4828b592783SCatalin Marinas 4838b592783SCatalin Marinas .macro strusr, reg, ptr, inc, cond=al, rept=1, abort=9001f 4848b592783SCatalin Marinas usracc str, \reg, \ptr, \inc, \cond, \rept, \abort 4858b592783SCatalin Marinas .endm 4868b592783SCatalin Marinas 4878b592783SCatalin Marinas .macro ldrusr, reg, ptr, inc, cond=al, rept=1, abort=9001f 4888b592783SCatalin Marinas usracc ldr, \reg, \ptr, \inc, \cond, \rept, \abort 4898b592783SCatalin Marinas .endm 4908f51965eSDave Martin 4918f51965eSDave Martin /* Utility macro for declaring string literals */ 4928f51965eSDave Martin .macro string name:req, string 4938f51965eSDave Martin .type \name , #object 4948f51965eSDave Martin \name: 4958f51965eSDave Martin .asciz "\string" 4968f51965eSDave Martin .size \name , . - \name 4978f51965eSDave Martin .endm 4988f51965eSDave Martin 4996ebbf2ceSRussell King .irp c,,eq,ne,cs,cc,mi,pl,vs,vc,hi,ls,ge,lt,gt,le,hs,lo 5006ebbf2ceSRussell King .macro ret\c, reg 5016ebbf2ceSRussell King #if __LINUX_ARM_ARCH__ < 6 5026ebbf2ceSRussell King mov\c pc, \reg 5036ebbf2ceSRussell King #else 5046ebbf2ceSRussell King .ifeqs "\reg", "lr" 5056ebbf2ceSRussell King bx\c \reg 5066ebbf2ceSRussell King .else 5076ebbf2ceSRussell King mov\c pc, \reg 5086ebbf2ceSRussell King .endif 5096ebbf2ceSRussell King #endif 5106ebbf2ceSRussell King .endm 5116ebbf2ceSRussell King .endr 5126ebbf2ceSRussell King 5136ebbf2ceSRussell King .macro ret.w, reg 5146ebbf2ceSRussell King ret \reg 5156ebbf2ceSRussell King #ifdef CONFIG_THUMB2_KERNEL 5166ebbf2ceSRussell King nop 5176ebbf2ceSRussell King #endif 5186ebbf2ceSRussell King .endm 5196ebbf2ceSRussell King 5208bafae20SRussell King .macro bug, msg, line 5218bafae20SRussell King #ifdef CONFIG_THUMB2_KERNEL 5228bafae20SRussell King 1: .inst 0xde02 5238bafae20SRussell King #else 5248bafae20SRussell King 1: .inst 0xe7f001f2 5258bafae20SRussell King #endif 5268bafae20SRussell King #ifdef CONFIG_DEBUG_BUGVERBOSE 5278bafae20SRussell King .pushsection .rodata.str, "aMS", %progbits, 1 5288bafae20SRussell King 2: .asciz "\msg" 5298bafae20SRussell King .popsection 5308bafae20SRussell King .pushsection __bug_table, "aw" 5318bafae20SRussell King .align 2 5328bafae20SRussell King .word 1b, 2b 5338bafae20SRussell King .hword \line 5348bafae20SRussell King .popsection 5358bafae20SRussell King #endif 5368bafae20SRussell King .endm 5378bafae20SRussell King 5380d73c3f8SMasami Hiramatsu #ifdef CONFIG_KPROBES 5390d73c3f8SMasami Hiramatsu #define _ASM_NOKPROBE(entry) \ 5400d73c3f8SMasami Hiramatsu .pushsection "_kprobe_blacklist", "aw" ; \ 5410d73c3f8SMasami Hiramatsu .balign 4 ; \ 5420d73c3f8SMasami Hiramatsu .long entry; \ 5430d73c3f8SMasami Hiramatsu .popsection 5440d73c3f8SMasami Hiramatsu #else 5450d73c3f8SMasami Hiramatsu #define _ASM_NOKPROBE(entry) 5460d73c3f8SMasami Hiramatsu #endif 5470d73c3f8SMasami Hiramatsu 5480b167463SArd Biesheuvel .macro __adldst_l, op, reg, sym, tmp, c 5490b167463SArd Biesheuvel .if __LINUX_ARM_ARCH__ < 7 5500b167463SArd Biesheuvel ldr\c \tmp, .La\@ 5510b167463SArd Biesheuvel .subsection 1 5520b167463SArd Biesheuvel .align 2 5530b167463SArd Biesheuvel .La\@: .long \sym - .Lpc\@ 5540b167463SArd Biesheuvel .previous 5550b167463SArd Biesheuvel .else 5560b167463SArd Biesheuvel .ifnb \c 5570b167463SArd Biesheuvel THUMB( ittt \c ) 5580b167463SArd Biesheuvel .endif 5590b167463SArd Biesheuvel movw\c \tmp, #:lower16:\sym - .Lpc\@ 5600b167463SArd Biesheuvel movt\c \tmp, #:upper16:\sym - .Lpc\@ 5610b167463SArd Biesheuvel .endif 5620b167463SArd Biesheuvel 5630b167463SArd Biesheuvel #ifndef CONFIG_THUMB2_KERNEL 5640b167463SArd Biesheuvel .set .Lpc\@, . + 8 // PC bias 5650b167463SArd Biesheuvel .ifc \op, add 5660b167463SArd Biesheuvel add\c \reg, \tmp, pc 5670b167463SArd Biesheuvel .else 5680b167463SArd Biesheuvel \op\c \reg, [pc, \tmp] 5690b167463SArd Biesheuvel .endif 5700b167463SArd Biesheuvel #else 5710b167463SArd Biesheuvel .Lb\@: add\c \tmp, \tmp, pc 5720b167463SArd Biesheuvel /* 5730b167463SArd Biesheuvel * In Thumb-2 builds, the PC bias depends on whether we are currently 5740b167463SArd Biesheuvel * emitting into a .arm or a .thumb section. The size of the add opcode 5750b167463SArd Biesheuvel * above will be 2 bytes when emitting in Thumb mode and 4 bytes when 5760b167463SArd Biesheuvel * emitting in ARM mode, so let's use this to account for the bias. 5770b167463SArd Biesheuvel */ 5780b167463SArd Biesheuvel .set .Lpc\@, . + (. - .Lb\@) 5790b167463SArd Biesheuvel 5800b167463SArd Biesheuvel .ifnc \op, add 5810b167463SArd Biesheuvel \op\c \reg, [\tmp] 5820b167463SArd Biesheuvel .endif 5830b167463SArd Biesheuvel #endif 5840b167463SArd Biesheuvel .endm 5850b167463SArd Biesheuvel 5860b167463SArd Biesheuvel /* 5870b167463SArd Biesheuvel * mov_l - move a constant value or [relocated] address into a register 5880b167463SArd Biesheuvel */ 5894e918ab1SArd Biesheuvel .macro mov_l, dst:req, imm:req, cond 5900b167463SArd Biesheuvel .if __LINUX_ARM_ARCH__ < 7 5914e918ab1SArd Biesheuvel ldr\cond \dst, =\imm 5920b167463SArd Biesheuvel .else 5934e918ab1SArd Biesheuvel movw\cond \dst, #:lower16:\imm 5944e918ab1SArd Biesheuvel movt\cond \dst, #:upper16:\imm 5950b167463SArd Biesheuvel .endif 5960b167463SArd Biesheuvel .endm 5970b167463SArd Biesheuvel 5980b167463SArd Biesheuvel /* 5990b167463SArd Biesheuvel * adr_l - adr pseudo-op with unlimited range 6000b167463SArd Biesheuvel * 6010b167463SArd Biesheuvel * @dst: destination register 6020b167463SArd Biesheuvel * @sym: name of the symbol 6030b167463SArd Biesheuvel * @cond: conditional opcode suffix 6040b167463SArd Biesheuvel */ 6050b167463SArd Biesheuvel .macro adr_l, dst:req, sym:req, cond 6060b167463SArd Biesheuvel __adldst_l add, \dst, \sym, \dst, \cond 6070b167463SArd Biesheuvel .endm 6080b167463SArd Biesheuvel 6090b167463SArd Biesheuvel /* 6100b167463SArd Biesheuvel * ldr_l - ldr <literal> pseudo-op with unlimited range 6110b167463SArd Biesheuvel * 6120b167463SArd Biesheuvel * @dst: destination register 6130b167463SArd Biesheuvel * @sym: name of the symbol 6140b167463SArd Biesheuvel * @cond: conditional opcode suffix 6150b167463SArd Biesheuvel */ 6160b167463SArd Biesheuvel .macro ldr_l, dst:req, sym:req, cond 6170b167463SArd Biesheuvel __adldst_l ldr, \dst, \sym, \dst, \cond 6180b167463SArd Biesheuvel .endm 6190b167463SArd Biesheuvel 6200b167463SArd Biesheuvel /* 6210b167463SArd Biesheuvel * str_l - str <literal> pseudo-op with unlimited range 6220b167463SArd Biesheuvel * 6230b167463SArd Biesheuvel * @src: source register 6240b167463SArd Biesheuvel * @sym: name of the symbol 6250b167463SArd Biesheuvel * @tmp: mandatory scratch register 6260b167463SArd Biesheuvel * @cond: conditional opcode suffix 6270b167463SArd Biesheuvel */ 6280b167463SArd Biesheuvel .macro str_l, src:req, sym:req, tmp:req, cond 6290b167463SArd Biesheuvel __adldst_l str, \src, \sym, \tmp, \cond 6300b167463SArd Biesheuvel .endm 6310b167463SArd Biesheuvel 6324e918ab1SArd Biesheuvel .macro __ldst_va, op, reg, tmp, sym, cond 6334e918ab1SArd Biesheuvel #if __LINUX_ARM_ARCH__ >= 7 || \ 6344e918ab1SArd Biesheuvel (defined(MODULE) && defined(CONFIG_ARM_MODULE_PLTS)) || \ 6354e918ab1SArd Biesheuvel (defined(CONFIG_LD_IS_LLD) && CONFIG_LLD_VERSION < 140000) 6364e918ab1SArd Biesheuvel mov_l \tmp, \sym, \cond 6374e918ab1SArd Biesheuvel \op\cond \reg, [\tmp] 6384e918ab1SArd Biesheuvel #else 6394e918ab1SArd Biesheuvel /* 6404e918ab1SArd Biesheuvel * Avoid a literal load, by emitting a sequence of ADD/LDR instructions 6414e918ab1SArd Biesheuvel * with the appropriate relocations. The combined sequence has a range 6424e918ab1SArd Biesheuvel * of -/+ 256 MiB, which should be sufficient for the core kernel and 6434e918ab1SArd Biesheuvel * for modules loaded into the module region. 6444e918ab1SArd Biesheuvel */ 6454e918ab1SArd Biesheuvel .globl \sym 6464e918ab1SArd Biesheuvel .reloc .L0_\@, R_ARM_ALU_PC_G0_NC, \sym 6474e918ab1SArd Biesheuvel .reloc .L1_\@, R_ARM_ALU_PC_G1_NC, \sym 6484e918ab1SArd Biesheuvel .reloc .L2_\@, R_ARM_LDR_PC_G2, \sym 6494e918ab1SArd Biesheuvel .L0_\@: sub\cond \tmp, pc, #8 6504e918ab1SArd Biesheuvel .L1_\@: sub\cond \tmp, \tmp, #4 6514e918ab1SArd Biesheuvel .L2_\@: \op\cond \reg, [\tmp, #0] 6524e918ab1SArd Biesheuvel #endif 6534e918ab1SArd Biesheuvel .endm 6544e918ab1SArd Biesheuvel 6554e918ab1SArd Biesheuvel /* 6564e918ab1SArd Biesheuvel * ldr_va - load a 32-bit word from the virtual address of \sym 6574e918ab1SArd Biesheuvel */ 6584e918ab1SArd Biesheuvel .macro ldr_va, rd:req, sym:req, cond 6594e918ab1SArd Biesheuvel __ldst_va ldr, \rd, \rd, \sym, \cond 6604e918ab1SArd Biesheuvel .endm 6614e918ab1SArd Biesheuvel 6624e918ab1SArd Biesheuvel /* 6634e918ab1SArd Biesheuvel * str_va - store a 32-bit word to the virtual address of \sym 6644e918ab1SArd Biesheuvel */ 6654e918ab1SArd Biesheuvel .macro str_va, rn:req, sym:req, tmp:req, cond 6664e918ab1SArd Biesheuvel __ldst_va str, \rn, \tmp, \sym, \cond 6674e918ab1SArd Biesheuvel .endm 6684e918ab1SArd Biesheuvel 6696468e898SArd Biesheuvel /* 670*7b9896c3SArd Biesheuvel * ldr_this_cpu_armv6 - Load a 32-bit word from the per-CPU variable 'sym', 671*7b9896c3SArd Biesheuvel * without using a temp register. Supported in ARM mode 672*7b9896c3SArd Biesheuvel * only. 673*7b9896c3SArd Biesheuvel */ 674*7b9896c3SArd Biesheuvel .macro ldr_this_cpu_armv6, rd:req, sym:req 675*7b9896c3SArd Biesheuvel this_cpu_offset \rd 676*7b9896c3SArd Biesheuvel .globl \sym 677*7b9896c3SArd Biesheuvel .reloc .L0_\@, R_ARM_ALU_PC_G0_NC, \sym 678*7b9896c3SArd Biesheuvel .reloc .L1_\@, R_ARM_ALU_PC_G1_NC, \sym 679*7b9896c3SArd Biesheuvel .reloc .L2_\@, R_ARM_LDR_PC_G2, \sym 680*7b9896c3SArd Biesheuvel add \rd, \rd, pc 681*7b9896c3SArd Biesheuvel .L0_\@: sub \rd, \rd, #4 682*7b9896c3SArd Biesheuvel .L1_\@: sub \rd, \rd, #0 683*7b9896c3SArd Biesheuvel .L2_\@: ldr \rd, [\rd, #4] 684*7b9896c3SArd Biesheuvel .endm 685*7b9896c3SArd Biesheuvel 686*7b9896c3SArd Biesheuvel /* 687*7b9896c3SArd Biesheuvel * ldr_this_cpu - Load a 32-bit word from the per-CPU variable 'sym' 688*7b9896c3SArd Biesheuvel * into register 'rd', which may be the stack pointer, 689*7b9896c3SArd Biesheuvel * using 't1' and 't2' as general temp registers. These 690*7b9896c3SArd Biesheuvel * are permitted to overlap with 'rd' if != sp 691*7b9896c3SArd Biesheuvel */ 692*7b9896c3SArd Biesheuvel .macro ldr_this_cpu, rd:req, sym:req, t1:req, t2:req 693*7b9896c3SArd Biesheuvel #if __LINUX_ARM_ARCH__ >= 7 || \ 694*7b9896c3SArd Biesheuvel (defined(MODULE) && defined(CONFIG_ARM_MODULE_PLTS)) || \ 695*7b9896c3SArd Biesheuvel (defined(CONFIG_LD_IS_LLD) && CONFIG_LLD_VERSION < 140000) 696*7b9896c3SArd Biesheuvel this_cpu_offset \t1 697*7b9896c3SArd Biesheuvel mov_l \t2, \sym 698*7b9896c3SArd Biesheuvel ldr \rd, [\t1, \t2] 699*7b9896c3SArd Biesheuvel #else 700*7b9896c3SArd Biesheuvel ldr_this_cpu_armv6 \rd, \sym 701*7b9896c3SArd Biesheuvel #endif 702*7b9896c3SArd Biesheuvel .endm 703*7b9896c3SArd Biesheuvel 704*7b9896c3SArd Biesheuvel /* 7056468e898SArd Biesheuvel * rev_l - byte-swap a 32-bit value 7066468e898SArd Biesheuvel * 7076468e898SArd Biesheuvel * @val: source/destination register 7086468e898SArd Biesheuvel * @tmp: scratch register 7096468e898SArd Biesheuvel */ 7106468e898SArd Biesheuvel .macro rev_l, val:req, tmp:req 7116468e898SArd Biesheuvel .if __LINUX_ARM_ARCH__ < 6 7126468e898SArd Biesheuvel eor \tmp, \val, \val, ror #16 7136468e898SArd Biesheuvel bic \tmp, \tmp, #0x00ff0000 7146468e898SArd Biesheuvel mov \val, \val, ror #8 7156468e898SArd Biesheuvel eor \val, \val, \tmp, lsr #8 7166468e898SArd Biesheuvel .else 7176468e898SArd Biesheuvel rev \val, \val 7186468e898SArd Biesheuvel .endif 7196468e898SArd Biesheuvel .endm 7206468e898SArd Biesheuvel 721b3ab60b1SArd Biesheuvel /* 722b3ab60b1SArd Biesheuvel * bl_r - branch and link to register 723b3ab60b1SArd Biesheuvel * 724b3ab60b1SArd Biesheuvel * @dst: target to branch to 725b3ab60b1SArd Biesheuvel * @c: conditional opcode suffix 726b3ab60b1SArd Biesheuvel */ 727b3ab60b1SArd Biesheuvel .macro bl_r, dst:req, c 728b3ab60b1SArd Biesheuvel .if __LINUX_ARM_ARCH__ < 6 729b3ab60b1SArd Biesheuvel mov\c lr, pc 730b3ab60b1SArd Biesheuvel mov\c pc, \dst 731b3ab60b1SArd Biesheuvel .else 732b3ab60b1SArd Biesheuvel blx\c \dst 733b3ab60b1SArd Biesheuvel .endif 734b3ab60b1SArd Biesheuvel .endm 735b3ab60b1SArd Biesheuvel 7362bc58a6fSMagnus Damm #endif /* __ASM_ASSEMBLER_H__ */ 737