1*724ba675SRob Herring&l4_abe { /* 0x40100000 */ 2*724ba675SRob Herring compatible = "ti,omap5-l4-abe", "simple-pm-bus"; 3*724ba675SRob Herring reg = <0x40100000 0x400>, 4*724ba675SRob Herring <0x40100400 0x400>; 5*724ba675SRob Herring reg-names = "la", "ap"; 6*724ba675SRob Herring power-domains = <&prm_abe>; 7*724ba675SRob Herring /* OMAP5_L4_ABE_CLKCTRL is read-only */ 8*724ba675SRob Herring #address-cells = <1>; 9*724ba675SRob Herring #size-cells = <1>; 10*724ba675SRob Herring ranges = <0x00000000 0x40100000 0x100000>, /* segment 0 */ 11*724ba675SRob Herring <0x49000000 0x49000000 0x100000>; 12*724ba675SRob Herring segment@0 { /* 0x40100000 */ 13*724ba675SRob Herring compatible = "simple-pm-bus"; 14*724ba675SRob Herring #address-cells = <1>; 15*724ba675SRob Herring #size-cells = <1>; 16*724ba675SRob Herring ranges = 17*724ba675SRob Herring /* CPU to L4 ABE mapping */ 18*724ba675SRob Herring <0x00000000 0x00000000 0x000400>, /* ap 0 */ 19*724ba675SRob Herring <0x00000400 0x00000400 0x000400>, /* ap 1 */ 20*724ba675SRob Herring <0x00022000 0x00022000 0x001000>, /* ap 2 */ 21*724ba675SRob Herring <0x00023000 0x00023000 0x001000>, /* ap 3 */ 22*724ba675SRob Herring <0x00024000 0x00024000 0x001000>, /* ap 4 */ 23*724ba675SRob Herring <0x00025000 0x00025000 0x001000>, /* ap 5 */ 24*724ba675SRob Herring <0x00026000 0x00026000 0x001000>, /* ap 6 */ 25*724ba675SRob Herring <0x00027000 0x00027000 0x001000>, /* ap 7 */ 26*724ba675SRob Herring <0x00028000 0x00028000 0x001000>, /* ap 8 */ 27*724ba675SRob Herring <0x00029000 0x00029000 0x001000>, /* ap 9 */ 28*724ba675SRob Herring <0x0002a000 0x0002a000 0x001000>, /* ap 10 */ 29*724ba675SRob Herring <0x0002b000 0x0002b000 0x001000>, /* ap 11 */ 30*724ba675SRob Herring <0x0002e000 0x0002e000 0x001000>, /* ap 12 */ 31*724ba675SRob Herring <0x0002f000 0x0002f000 0x001000>, /* ap 13 */ 32*724ba675SRob Herring <0x00030000 0x00030000 0x001000>, /* ap 14 */ 33*724ba675SRob Herring <0x00031000 0x00031000 0x001000>, /* ap 15 */ 34*724ba675SRob Herring <0x00032000 0x00032000 0x001000>, /* ap 16 */ 35*724ba675SRob Herring <0x00033000 0x00033000 0x001000>, /* ap 17 */ 36*724ba675SRob Herring <0x00038000 0x00038000 0x001000>, /* ap 18 */ 37*724ba675SRob Herring <0x00039000 0x00039000 0x001000>, /* ap 19 */ 38*724ba675SRob Herring <0x0003a000 0x0003a000 0x001000>, /* ap 20 */ 39*724ba675SRob Herring <0x0003b000 0x0003b000 0x001000>, /* ap 21 */ 40*724ba675SRob Herring <0x0003c000 0x0003c000 0x001000>, /* ap 22 */ 41*724ba675SRob Herring <0x0003d000 0x0003d000 0x001000>, /* ap 23 */ 42*724ba675SRob Herring <0x0003e000 0x0003e000 0x001000>, /* ap 24 */ 43*724ba675SRob Herring <0x0003f000 0x0003f000 0x001000>, /* ap 25 */ 44*724ba675SRob Herring <0x00080000 0x00080000 0x010000>, /* ap 26 */ 45*724ba675SRob Herring <0x00080000 0x00080000 0x001000>, /* ap 27 */ 46*724ba675SRob Herring <0x000a0000 0x000a0000 0x010000>, /* ap 28 */ 47*724ba675SRob Herring <0x000a0000 0x000a0000 0x001000>, /* ap 29 */ 48*724ba675SRob Herring <0x000c0000 0x000c0000 0x010000>, /* ap 30 */ 49*724ba675SRob Herring <0x000c0000 0x000c0000 0x001000>, /* ap 31 */ 50*724ba675SRob Herring <0x000f1000 0x000f1000 0x001000>, /* ap 32 */ 51*724ba675SRob Herring <0x000f2000 0x000f2000 0x001000>, /* ap 33 */ 52*724ba675SRob Herring 53*724ba675SRob Herring /* L3 to L4 ABE mapping */ 54*724ba675SRob Herring <0x49000000 0x49000000 0x000400>, /* ap 0 */ 55*724ba675SRob Herring <0x49000400 0x49000400 0x000400>, /* ap 1 */ 56*724ba675SRob Herring <0x49022000 0x49022000 0x001000>, /* ap 2 */ 57*724ba675SRob Herring <0x49023000 0x49023000 0x001000>, /* ap 3 */ 58*724ba675SRob Herring <0x49024000 0x49024000 0x001000>, /* ap 4 */ 59*724ba675SRob Herring <0x49025000 0x49025000 0x001000>, /* ap 5 */ 60*724ba675SRob Herring <0x49026000 0x49026000 0x001000>, /* ap 6 */ 61*724ba675SRob Herring <0x49027000 0x49027000 0x001000>, /* ap 7 */ 62*724ba675SRob Herring <0x49028000 0x49028000 0x001000>, /* ap 8 */ 63*724ba675SRob Herring <0x49029000 0x49029000 0x001000>, /* ap 9 */ 64*724ba675SRob Herring <0x4902a000 0x4902a000 0x001000>, /* ap 10 */ 65*724ba675SRob Herring <0x4902b000 0x4902b000 0x001000>, /* ap 11 */ 66*724ba675SRob Herring <0x4902e000 0x4902e000 0x001000>, /* ap 12 */ 67*724ba675SRob Herring <0x4902f000 0x4902f000 0x001000>, /* ap 13 */ 68*724ba675SRob Herring <0x49030000 0x49030000 0x001000>, /* ap 14 */ 69*724ba675SRob Herring <0x49031000 0x49031000 0x001000>, /* ap 15 */ 70*724ba675SRob Herring <0x49032000 0x49032000 0x001000>, /* ap 16 */ 71*724ba675SRob Herring <0x49033000 0x49033000 0x001000>, /* ap 17 */ 72*724ba675SRob Herring <0x49038000 0x49038000 0x001000>, /* ap 18 */ 73*724ba675SRob Herring <0x49039000 0x49039000 0x001000>, /* ap 19 */ 74*724ba675SRob Herring <0x4903a000 0x4903a000 0x001000>, /* ap 20 */ 75*724ba675SRob Herring <0x4903b000 0x4903b000 0x001000>, /* ap 21 */ 76*724ba675SRob Herring <0x4903c000 0x4903c000 0x001000>, /* ap 22 */ 77*724ba675SRob Herring <0x4903d000 0x4903d000 0x001000>, /* ap 23 */ 78*724ba675SRob Herring <0x4903e000 0x4903e000 0x001000>, /* ap 24 */ 79*724ba675SRob Herring <0x4903f000 0x4903f000 0x001000>, /* ap 25 */ 80*724ba675SRob Herring <0x49080000 0x49080000 0x010000>, /* ap 26 */ 81*724ba675SRob Herring <0x49080000 0x49080000 0x001000>, /* ap 27 */ 82*724ba675SRob Herring <0x490a0000 0x490a0000 0x010000>, /* ap 28 */ 83*724ba675SRob Herring <0x490a0000 0x490a0000 0x001000>, /* ap 29 */ 84*724ba675SRob Herring <0x490c0000 0x490c0000 0x010000>, /* ap 30 */ 85*724ba675SRob Herring <0x490c0000 0x490c0000 0x001000>, /* ap 31 */ 86*724ba675SRob Herring <0x490f1000 0x490f1000 0x001000>, /* ap 32 */ 87*724ba675SRob Herring <0x490f2000 0x490f2000 0x001000>; /* ap 33 */ 88*724ba675SRob Herring 89*724ba675SRob Herring target-module@22000 { /* 0x40122000, ap 2 02.0 */ 90*724ba675SRob Herring compatible = "ti,sysc-omap2", "ti,sysc"; 91*724ba675SRob Herring reg = <0x2208c 0x4>; 92*724ba675SRob Herring reg-names = "sysc"; 93*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 94*724ba675SRob Herring SYSC_OMAP2_ENAWAKEUP | 95*724ba675SRob Herring SYSC_OMAP2_SOFTRESET)>; 96*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 97*724ba675SRob Herring <SYSC_IDLE_NO>, 98*724ba675SRob Herring <SYSC_IDLE_SMART>; 99*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 100*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_MCBSP1_CLKCTRL 0>; 101*724ba675SRob Herring clock-names = "fck"; 102*724ba675SRob Herring #address-cells = <1>; 103*724ba675SRob Herring #size-cells = <1>; 104*724ba675SRob Herring ranges = <0x0 0x22000 0x1000>, 105*724ba675SRob Herring <0x49022000 0x49022000 0x1000>; 106*724ba675SRob Herring 107*724ba675SRob Herring mcbsp1: mcbsp@0 { 108*724ba675SRob Herring compatible = "ti,omap4-mcbsp"; 109*724ba675SRob Herring reg = <0x0 0xff>, /* MPU private access */ 110*724ba675SRob Herring <0x49022000 0xff>; /* L3 Interconnect */ 111*724ba675SRob Herring reg-names = "mpu", "dma"; 112*724ba675SRob Herring interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>; 113*724ba675SRob Herring interrupt-names = "common"; 114*724ba675SRob Herring ti,buffer-size = <128>; 115*724ba675SRob Herring dmas = <&sdma 33>, 116*724ba675SRob Herring <&sdma 34>; 117*724ba675SRob Herring dma-names = "tx", "rx"; 118*724ba675SRob Herring status = "disabled"; 119*724ba675SRob Herring }; 120*724ba675SRob Herring }; 121*724ba675SRob Herring 122*724ba675SRob Herring target-module@24000 { /* 0x40124000, ap 4 04.0 */ 123*724ba675SRob Herring compatible = "ti,sysc-omap2", "ti,sysc"; 124*724ba675SRob Herring reg = <0x2408c 0x4>; 125*724ba675SRob Herring reg-names = "sysc"; 126*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 127*724ba675SRob Herring SYSC_OMAP2_ENAWAKEUP | 128*724ba675SRob Herring SYSC_OMAP2_SOFTRESET)>; 129*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 130*724ba675SRob Herring <SYSC_IDLE_NO>, 131*724ba675SRob Herring <SYSC_IDLE_SMART>; 132*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 133*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_MCBSP2_CLKCTRL 0>; 134*724ba675SRob Herring clock-names = "fck"; 135*724ba675SRob Herring #address-cells = <1>; 136*724ba675SRob Herring #size-cells = <1>; 137*724ba675SRob Herring ranges = <0x0 0x24000 0x1000>, 138*724ba675SRob Herring <0x49024000 0x49024000 0x1000>; 139*724ba675SRob Herring 140*724ba675SRob Herring mcbsp2: mcbsp@0 { 141*724ba675SRob Herring compatible = "ti,omap4-mcbsp"; 142*724ba675SRob Herring reg = <0x0 0xff>, /* MPU private access */ 143*724ba675SRob Herring <0x49024000 0xff>; /* L3 Interconnect */ 144*724ba675SRob Herring reg-names = "mpu", "dma"; 145*724ba675SRob Herring interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>; 146*724ba675SRob Herring interrupt-names = "common"; 147*724ba675SRob Herring ti,buffer-size = <128>; 148*724ba675SRob Herring dmas = <&sdma 17>, 149*724ba675SRob Herring <&sdma 18>; 150*724ba675SRob Herring dma-names = "tx", "rx"; 151*724ba675SRob Herring status = "disabled"; 152*724ba675SRob Herring }; 153*724ba675SRob Herring }; 154*724ba675SRob Herring 155*724ba675SRob Herring target-module@26000 { /* 0x40126000, ap 6 06.0 */ 156*724ba675SRob Herring compatible = "ti,sysc-omap2", "ti,sysc"; 157*724ba675SRob Herring reg = <0x2608c 0x4>; 158*724ba675SRob Herring reg-names = "sysc"; 159*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP2_CLOCKACTIVITY | 160*724ba675SRob Herring SYSC_OMAP2_ENAWAKEUP | 161*724ba675SRob Herring SYSC_OMAP2_SOFTRESET)>; 162*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 163*724ba675SRob Herring <SYSC_IDLE_NO>, 164*724ba675SRob Herring <SYSC_IDLE_SMART>; 165*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 166*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_MCBSP3_CLKCTRL 0>; 167*724ba675SRob Herring clock-names = "fck"; 168*724ba675SRob Herring #address-cells = <1>; 169*724ba675SRob Herring #size-cells = <1>; 170*724ba675SRob Herring ranges = <0x0 0x26000 0x1000>, 171*724ba675SRob Herring <0x49026000 0x49026000 0x1000>; 172*724ba675SRob Herring 173*724ba675SRob Herring mcbsp3: mcbsp@0 { 174*724ba675SRob Herring compatible = "ti,omap4-mcbsp"; 175*724ba675SRob Herring reg = <0x0 0xff>, /* MPU private access */ 176*724ba675SRob Herring <0x49026000 0xff>; /* L3 Interconnect */ 177*724ba675SRob Herring reg-names = "mpu", "dma"; 178*724ba675SRob Herring interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; 179*724ba675SRob Herring interrupt-names = "common"; 180*724ba675SRob Herring ti,buffer-size = <128>; 181*724ba675SRob Herring dmas = <&sdma 19>, 182*724ba675SRob Herring <&sdma 20>; 183*724ba675SRob Herring dma-names = "tx", "rx"; 184*724ba675SRob Herring status = "disabled"; 185*724ba675SRob Herring }; 186*724ba675SRob Herring }; 187*724ba675SRob Herring 188*724ba675SRob Herring target-module@28000 { /* 0x40128000, ap 8 08.0 */ 189*724ba675SRob Herring compatible = "ti,sysc"; 190*724ba675SRob Herring status = "disabled"; 191*724ba675SRob Herring #address-cells = <1>; 192*724ba675SRob Herring #size-cells = <1>; 193*724ba675SRob Herring ranges = <0x0 0x28000 0x1000>, 194*724ba675SRob Herring <0x49028000 0x49028000 0x1000>; 195*724ba675SRob Herring }; 196*724ba675SRob Herring 197*724ba675SRob Herring target-module@2a000 { /* 0x4012a000, ap 10 0a.0 */ 198*724ba675SRob Herring compatible = "ti,sysc"; 199*724ba675SRob Herring status = "disabled"; 200*724ba675SRob Herring #address-cells = <1>; 201*724ba675SRob Herring #size-cells = <1>; 202*724ba675SRob Herring ranges = <0x0 0x2a000 0x1000>, 203*724ba675SRob Herring <0x4902a000 0x4902a000 0x1000>; 204*724ba675SRob Herring }; 205*724ba675SRob Herring 206*724ba675SRob Herring target-module@2e000 { /* 0x4012e000, ap 12 0c.0 */ 207*724ba675SRob Herring compatible = "ti,sysc-omap4", "ti,sysc"; 208*724ba675SRob Herring reg = <0x2e000 0x4>, 209*724ba675SRob Herring <0x2e010 0x4>; 210*724ba675SRob Herring reg-names = "rev", "sysc"; 211*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP4_FREEEMU | 212*724ba675SRob Herring SYSC_OMAP4_SOFTRESET)>; 213*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 214*724ba675SRob Herring <SYSC_IDLE_NO>, 215*724ba675SRob Herring <SYSC_IDLE_SMART>, 216*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 217*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 218*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_DMIC_CLKCTRL 0>; 219*724ba675SRob Herring clock-names = "fck"; 220*724ba675SRob Herring #address-cells = <1>; 221*724ba675SRob Herring #size-cells = <1>; 222*724ba675SRob Herring ranges = <0x0 0x2e000 0x1000>, 223*724ba675SRob Herring <0x4902e000 0x4902e000 0x1000>; 224*724ba675SRob Herring 225*724ba675SRob Herring dmic: dmic@0 { 226*724ba675SRob Herring compatible = "ti,omap4-dmic"; 227*724ba675SRob Herring reg = <0x0 0x7f>, /* MPU private access */ 228*724ba675SRob Herring <0x4902e000 0x7f>; /* L3 Interconnect */ 229*724ba675SRob Herring reg-names = "mpu", "dma"; 230*724ba675SRob Herring interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>; 231*724ba675SRob Herring dmas = <&sdma 67>; 232*724ba675SRob Herring dma-names = "up_link"; 233*724ba675SRob Herring status = "disabled"; 234*724ba675SRob Herring }; 235*724ba675SRob Herring }; 236*724ba675SRob Herring 237*724ba675SRob Herring target-module@30000 { /* 0x40130000, ap 14 0e.0 */ 238*724ba675SRob Herring compatible = "ti,sysc"; 239*724ba675SRob Herring status = "disabled"; 240*724ba675SRob Herring #address-cells = <1>; 241*724ba675SRob Herring #size-cells = <1>; 242*724ba675SRob Herring ranges = <0x0 0x30000 0x1000>, 243*724ba675SRob Herring <0x49030000 0x49030000 0x1000>; 244*724ba675SRob Herring }; 245*724ba675SRob Herring 246*724ba675SRob Herring mcpdm_module: target-module@32000 { /* 0x40132000, ap 16 10.0 */ 247*724ba675SRob Herring compatible = "ti,sysc-omap4", "ti,sysc"; 248*724ba675SRob Herring reg = <0x32000 0x4>, 249*724ba675SRob Herring <0x32010 0x4>; 250*724ba675SRob Herring reg-names = "rev", "sysc"; 251*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP4_FREEEMU | 252*724ba675SRob Herring SYSC_OMAP4_SOFTRESET)>; 253*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 254*724ba675SRob Herring <SYSC_IDLE_NO>, 255*724ba675SRob Herring <SYSC_IDLE_SMART>, 256*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 257*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 258*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_MCPDM_CLKCTRL 0>; 259*724ba675SRob Herring clock-names = "fck"; 260*724ba675SRob Herring #address-cells = <1>; 261*724ba675SRob Herring #size-cells = <1>; 262*724ba675SRob Herring ranges = <0x0 0x32000 0x1000>, 263*724ba675SRob Herring <0x49032000 0x49032000 0x1000>; 264*724ba675SRob Herring 265*724ba675SRob Herring /* Must be only enabled for boards with pdmclk wired */ 266*724ba675SRob Herring status = "disabled"; 267*724ba675SRob Herring 268*724ba675SRob Herring mcpdm: mcpdm@0 { 269*724ba675SRob Herring compatible = "ti,omap4-mcpdm"; 270*724ba675SRob Herring reg = <0x0 0x7f>, /* MPU private access */ 271*724ba675SRob Herring <0x49032000 0x7f>; /* L3 Interconnect */ 272*724ba675SRob Herring reg-names = "mpu", "dma"; 273*724ba675SRob Herring interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>; 274*724ba675SRob Herring dmas = <&sdma 65>, 275*724ba675SRob Herring <&sdma 66>; 276*724ba675SRob Herring dma-names = "up_link", "dn_link"; 277*724ba675SRob Herring }; 278*724ba675SRob Herring }; 279*724ba675SRob Herring 280*724ba675SRob Herring target-module@38000 { /* 0x40138000, ap 18 12.0 */ 281*724ba675SRob Herring compatible = "ti,sysc-omap4-timer", "ti,sysc"; 282*724ba675SRob Herring reg = <0x38000 0x4>, 283*724ba675SRob Herring <0x38010 0x4>; 284*724ba675SRob Herring reg-names = "rev", "sysc"; 285*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP4_FREEEMU | 286*724ba675SRob Herring SYSC_OMAP4_SOFTRESET)>; 287*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 288*724ba675SRob Herring <SYSC_IDLE_NO>, 289*724ba675SRob Herring <SYSC_IDLE_SMART>, 290*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 291*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 292*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER5_CLKCTRL 0>; 293*724ba675SRob Herring clock-names = "fck"; 294*724ba675SRob Herring #address-cells = <1>; 295*724ba675SRob Herring #size-cells = <1>; 296*724ba675SRob Herring ranges = <0x0 0x38000 0x1000>, 297*724ba675SRob Herring <0x49038000 0x49038000 0x1000>; 298*724ba675SRob Herring 299*724ba675SRob Herring timer5: timer@0 { 300*724ba675SRob Herring compatible = "ti,omap5430-timer"; 301*724ba675SRob Herring reg = <0x0 0x80>, 302*724ba675SRob Herring <0x49038000 0x80>; 303*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER5_CLKCTRL 24>, 304*724ba675SRob Herring <&dss_syc_gfclk_div>; 305*724ba675SRob Herring clock-names = "fck", "timer_sys_ck"; 306*724ba675SRob Herring interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>; 307*724ba675SRob Herring ti,timer-dsp; 308*724ba675SRob Herring ti,timer-pwm; 309*724ba675SRob Herring }; 310*724ba675SRob Herring }; 311*724ba675SRob Herring 312*724ba675SRob Herring target-module@3a000 { /* 0x4013a000, ap 20 14.0 */ 313*724ba675SRob Herring compatible = "ti,sysc-omap4-timer", "ti,sysc"; 314*724ba675SRob Herring reg = <0x3a000 0x4>, 315*724ba675SRob Herring <0x3a010 0x4>; 316*724ba675SRob Herring reg-names = "rev", "sysc"; 317*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP4_FREEEMU | 318*724ba675SRob Herring SYSC_OMAP4_SOFTRESET)>; 319*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 320*724ba675SRob Herring <SYSC_IDLE_NO>, 321*724ba675SRob Herring <SYSC_IDLE_SMART>, 322*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 323*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 324*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER6_CLKCTRL 0>; 325*724ba675SRob Herring clock-names = "fck"; 326*724ba675SRob Herring #address-cells = <1>; 327*724ba675SRob Herring #size-cells = <1>; 328*724ba675SRob Herring ranges = <0x0 0x3a000 0x1000>, 329*724ba675SRob Herring <0x4903a000 0x4903a000 0x1000>; 330*724ba675SRob Herring 331*724ba675SRob Herring timer6: timer@0 { 332*724ba675SRob Herring compatible = "ti,omap5430-timer"; 333*724ba675SRob Herring reg = <0x0 0x80>, 334*724ba675SRob Herring <0x4903a000 0x80>; 335*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER6_CLKCTRL 24>, 336*724ba675SRob Herring <&dss_syc_gfclk_div>; 337*724ba675SRob Herring clock-names = "fck", "timer_sys_ck"; 338*724ba675SRob Herring interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>; 339*724ba675SRob Herring ti,timer-dsp; 340*724ba675SRob Herring ti,timer-pwm; 341*724ba675SRob Herring }; 342*724ba675SRob Herring }; 343*724ba675SRob Herring 344*724ba675SRob Herring target-module@3c000 { /* 0x4013c000, ap 22 16.0 */ 345*724ba675SRob Herring compatible = "ti,sysc-omap4-timer", "ti,sysc"; 346*724ba675SRob Herring reg = <0x3c000 0x4>, 347*724ba675SRob Herring <0x3c010 0x4>; 348*724ba675SRob Herring reg-names = "rev", "sysc"; 349*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP4_FREEEMU | 350*724ba675SRob Herring SYSC_OMAP4_SOFTRESET)>; 351*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 352*724ba675SRob Herring <SYSC_IDLE_NO>, 353*724ba675SRob Herring <SYSC_IDLE_SMART>, 354*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 355*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 356*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER7_CLKCTRL 0>; 357*724ba675SRob Herring clock-names = "fck"; 358*724ba675SRob Herring #address-cells = <1>; 359*724ba675SRob Herring #size-cells = <1>; 360*724ba675SRob Herring ranges = <0x0 0x3c000 0x1000>, 361*724ba675SRob Herring <0x4903c000 0x4903c000 0x1000>; 362*724ba675SRob Herring 363*724ba675SRob Herring timer7: timer@0 { 364*724ba675SRob Herring compatible = "ti,omap5430-timer"; 365*724ba675SRob Herring reg = <0x0 0x80>, 366*724ba675SRob Herring <0x4903c000 0x80>; 367*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER7_CLKCTRL 24>, 368*724ba675SRob Herring <&dss_syc_gfclk_div>; 369*724ba675SRob Herring clock-names = "fck", "timer_sys_ck"; 370*724ba675SRob Herring interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>; 371*724ba675SRob Herring ti,timer-dsp; 372*724ba675SRob Herring }; 373*724ba675SRob Herring }; 374*724ba675SRob Herring 375*724ba675SRob Herring target-module@3e000 { /* 0x4013e000, ap 24 18.0 */ 376*724ba675SRob Herring compatible = "ti,sysc-omap4-timer", "ti,sysc"; 377*724ba675SRob Herring reg = <0x3e000 0x4>, 378*724ba675SRob Herring <0x3e010 0x4>; 379*724ba675SRob Herring reg-names = "rev", "sysc"; 380*724ba675SRob Herring ti,sysc-mask = <(SYSC_OMAP4_FREEEMU | 381*724ba675SRob Herring SYSC_OMAP4_SOFTRESET)>; 382*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 383*724ba675SRob Herring <SYSC_IDLE_NO>, 384*724ba675SRob Herring <SYSC_IDLE_SMART>, 385*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 386*724ba675SRob Herring /* Domains (V, P, C): core, abe_pwrdm, abe_clkdm */ 387*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER8_CLKCTRL 0>; 388*724ba675SRob Herring clock-names = "fck"; 389*724ba675SRob Herring #address-cells = <1>; 390*724ba675SRob Herring #size-cells = <1>; 391*724ba675SRob Herring ranges = <0x0 0x3e000 0x1000>, 392*724ba675SRob Herring <0x4903e000 0x4903e000 0x1000>; 393*724ba675SRob Herring 394*724ba675SRob Herring timer8: timer@0 { 395*724ba675SRob Herring compatible = "ti,omap5430-timer"; 396*724ba675SRob Herring reg = <0x0 0x80>, 397*724ba675SRob Herring <0x4903e000 0x80>; 398*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_TIMER8_CLKCTRL 24>, 399*724ba675SRob Herring <&dss_syc_gfclk_div>; 400*724ba675SRob Herring clock-names = "fck", "timer_sys_ck"; 401*724ba675SRob Herring interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>; 402*724ba675SRob Herring ti,timer-dsp; 403*724ba675SRob Herring ti,timer-pwm; 404*724ba675SRob Herring }; 405*724ba675SRob Herring }; 406*724ba675SRob Herring 407*724ba675SRob Herring target-module@80000 { /* 0x40180000, ap 26 1a.0 */ 408*724ba675SRob Herring compatible = "ti,sysc"; 409*724ba675SRob Herring status = "disabled"; 410*724ba675SRob Herring #address-cells = <1>; 411*724ba675SRob Herring #size-cells = <1>; 412*724ba675SRob Herring ranges = <0x0 0x80000 0x10000>, 413*724ba675SRob Herring <0x49080000 0x49080000 0x10000>; 414*724ba675SRob Herring }; 415*724ba675SRob Herring 416*724ba675SRob Herring target-module@a0000 { /* 0x401a0000, ap 28 1c.0 */ 417*724ba675SRob Herring compatible = "ti,sysc"; 418*724ba675SRob Herring status = "disabled"; 419*724ba675SRob Herring #address-cells = <1>; 420*724ba675SRob Herring #size-cells = <1>; 421*724ba675SRob Herring ranges = <0x0 0xa0000 0x10000>, 422*724ba675SRob Herring <0x490a0000 0x490a0000 0x10000>; 423*724ba675SRob Herring }; 424*724ba675SRob Herring 425*724ba675SRob Herring target-module@c0000 { /* 0x401c0000, ap 30 1e.0 */ 426*724ba675SRob Herring compatible = "ti,sysc"; 427*724ba675SRob Herring status = "disabled"; 428*724ba675SRob Herring #address-cells = <1>; 429*724ba675SRob Herring #size-cells = <1>; 430*724ba675SRob Herring ranges = <0x0 0xc0000 0x10000>, 431*724ba675SRob Herring <0x490c0000 0x490c0000 0x10000>; 432*724ba675SRob Herring }; 433*724ba675SRob Herring 434*724ba675SRob Herring target-module@f1000 { /* 0x401f1000, ap 32 20.0 */ 435*724ba675SRob Herring compatible = "ti,sysc-omap4", "ti,sysc"; 436*724ba675SRob Herring reg = <0xf1000 0x4>, 437*724ba675SRob Herring <0xf1010 0x4>; 438*724ba675SRob Herring reg-names = "rev", "sysc"; 439*724ba675SRob Herring ti,sysc-midle = <SYSC_IDLE_FORCE>, 440*724ba675SRob Herring <SYSC_IDLE_NO>, 441*724ba675SRob Herring <SYSC_IDLE_SMART>, 442*724ba675SRob Herring <SYSC_IDLE_SMART_WKUP>; 443*724ba675SRob Herring ti,sysc-sidle = <SYSC_IDLE_FORCE>, 444*724ba675SRob Herring <SYSC_IDLE_NO>, 445*724ba675SRob Herring <SYSC_IDLE_SMART>; 446*724ba675SRob Herring /* Domains (V, P, C): iva, abe_pwrdm, abe_clkdm */ 447*724ba675SRob Herring clocks = <&abe_clkctrl OMAP5_AESS_CLKCTRL 0>; 448*724ba675SRob Herring clock-names = "fck"; 449*724ba675SRob Herring #address-cells = <1>; 450*724ba675SRob Herring #size-cells = <1>; 451*724ba675SRob Herring ranges = <0x0 0xf1000 0x1000>, 452*724ba675SRob Herring <0x490f1000 0x490f1000 0x1000>; 453*724ba675SRob Herring }; 454*724ba675SRob Herring }; 455*724ba675SRob Herring}; 456*724ba675SRob Herring 457