1*000fe967SRob Herring# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2*000fe967SRob Herring%YAML 1.2
3*000fe967SRob Herring---
4*000fe967SRob Herring$id: http://devicetree.org/schemas/watchdog/arm,sbsa-gwdt.yaml#
5*000fe967SRob Herring$schema: http://devicetree.org/meta-schemas/core.yaml#
6*000fe967SRob Herring
7*000fe967SRob Herringtitle: SBSA (Server Base System Architecture) Generic Watchdog
8*000fe967SRob Herring
9*000fe967SRob Herringmaintainers:
10*000fe967SRob Herring  - Fu Wei <fu.wei@linaro.org>
11*000fe967SRob Herring
12*000fe967SRob Herringdescription: |
13*000fe967SRob Herring  The SBSA Generic Watchdog Timer is used to force a reset of the system after
14*000fe967SRob Herring  two stages of timeout have elapsed. A detailed definition of the watchdog
15*000fe967SRob Herring  timer can be found in the ARM document: ARM-DEN-0029 - Server Base System
16*000fe967SRob Herring  Architecture (SBSA)
17*000fe967SRob Herring
18*000fe967SRob HerringallOf:
19*000fe967SRob Herring  - $ref: watchdog.yaml#
20*000fe967SRob Herring
21*000fe967SRob Herringproperties:
22*000fe967SRob Herring  compatible:
23*000fe967SRob Herring    const: arm,sbsa-gwdt
24*000fe967SRob Herring
25*000fe967SRob Herring  reg:
26*000fe967SRob Herring    items:
27*000fe967SRob Herring      - description: Watchdog control frame
28*000fe967SRob Herring      - description: Refresh frame
29*000fe967SRob Herring
30*000fe967SRob Herring  interrupts:
31*000fe967SRob Herring    description: The Watchdog Signal 0 (WS0) SPI (Shared Peripheral Interrupt)
32*000fe967SRob Herring    maxItems: 1
33*000fe967SRob Herring
34*000fe967SRob Herringrequired:
35*000fe967SRob Herring  - compatible
36*000fe967SRob Herring  - reg
37*000fe967SRob Herring  - interrupts
38*000fe967SRob Herring
39*000fe967SRob HerringunevaluatedProperties: false
40*000fe967SRob Herring
41*000fe967SRob Herringexamples:
42*000fe967SRob Herring  - |
43*000fe967SRob Herring    watchdog@2a440000 {
44*000fe967SRob Herring        compatible = "arm,sbsa-gwdt";
45*000fe967SRob Herring        reg = <0x2a440000 0x1000>,
46*000fe967SRob Herring              <0x2a450000 0x1000>;
47*000fe967SRob Herring        interrupts = <0 27 4>;
48*000fe967SRob Herring        timeout-sec = <30>;
49*000fe967SRob Herring    };
50*000fe967SRob Herring...
51