1# SPDX-License-Identifier: GPL-2.0
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/timer/arm,arch_timer_mmio.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: ARM memory mapped architected timer
8
9maintainers:
10  - Marc Zyngier <marc.zyngier@arm.com>
11  - Mark Rutland <mark.rutland@arm.com>
12
13description: |+
14  ARM cores may have a memory mapped architected timer, which provides up to 8
15  frames with a physical and optional virtual timer per frame.
16
17  The memory mapped timer is attached to a GIC to deliver its interrupts via SPIs.
18
19properties:
20  compatible:
21    items:
22      - enum:
23        - arm,armv7-timer-mem
24
25  reg:
26    maxItems: 1
27    description: The control frame base address
28
29  '#address-cells':
30    enum: [1, 2]
31
32  '#size-cells':
33    const: 1
34
35  clock-frequency:
36    description: The frequency of the main counter, in Hz. Should be present
37      only where necessary to work around broken firmware which does not configure
38      CNTFRQ on all CPUs to a uniform correct value. Use of this property is
39      strongly discouraged; fix your firmware unless absolutely impossible.
40
41  always-on:
42    type: boolean
43    description: If present, the timer is powered through an always-on power
44      domain, therefore it never loses context.
45
46  arm,cpu-registers-not-fw-configured:
47    type: boolean
48    description: Firmware does not initialize any of the generic timer CPU
49      registers, which contain their architecturally-defined reset values. Only
50      supported for 32-bit systems which follow the ARMv7 architected reset
51      values.
52
53  arm,no-tick-in-suspend:
54    type: boolean
55    description: The main counter does not tick when the system is in
56      low-power system suspend on some SoCs. This behavior does not match the
57      Architecture Reference Manual's specification that the system counter "must
58      be implemented in an always-on power domain."
59
60patternProperties:
61  '^frame@[0-9a-z]*$':
62    description: A timer node has up to 8 frame sub-nodes, each with the following properties.
63    properties:
64      frame-number:
65        allOf:
66          - $ref: "/schemas/types.yaml#/definitions/uint32"
67          - minimum: 0
68            maximum: 7
69
70      interrupts:
71        minItems: 1
72        maxItems: 2
73        items:
74          - description: physical timer irq
75          - description: virtual timer irq
76
77      reg :
78        minItems: 1
79        maxItems: 2
80        items:
81          - description: 1st view base address
82          - description: 2nd optional view base address
83
84    required:
85      - frame-number
86      - interrupts
87      - reg
88
89required:
90  - compatible
91  - reg
92  - '#address-cells'
93  - '#size-cells'
94
95examples:
96  - |
97    timer@f0000000 {
98      compatible = "arm,armv7-timer-mem";
99      #address-cells = <1>;
100      #size-cells = <1>;
101      ranges;
102      reg = <0xf0000000 0x1000>;
103      clock-frequency = <50000000>;
104
105      frame@f0001000 {
106        frame-number = <0>;
107        interrupts = <0 13 0x8>,
108               <0 14 0x8>;
109        reg = <0xf0001000 0x1000>,
110              <0xf0002000 0x1000>;
111      };
112
113      frame@f0003000 {
114        frame-number = <1>;
115        interrupts = <0 15 0x8>;
116        reg = <0xf0003000 0x1000>;
117      };
118    };
119
120...
121