1187d42d6SLad, Prabhakar* Analog Devices adv7343 video encoder
2187d42d6SLad, Prabhakar
3187d42d6SLad, PrabhakarThe ADV7343 are high speed, digital-to-analog video encoders in a 64-lead LQFP
4187d42d6SLad, Prabhakarpackage. Six high speed, 3.3 V, 11-bit video DACs provide support for composite
5187d42d6SLad, Prabhakar(CVBS), S-Video (Y-C), and component (YPrPb/RGB) analog outputs in standard
6187d42d6SLad, Prabhakardefinition (SD), enhanced definition (ED), or high definition (HD) video
7187d42d6SLad, Prabhakarformats.
8187d42d6SLad, Prabhakar
9187d42d6SLad, PrabhakarRequired Properties :
10187d42d6SLad, Prabhakar- compatible: Must be "adi,adv7343"
11187d42d6SLad, Prabhakar
12187d42d6SLad, PrabhakarOptional Properties :
13187d42d6SLad, Prabhakar- adi,power-mode-sleep-mode: on enable the current consumption is reduced to
14187d42d6SLad, Prabhakar			      micro ampere level. All DACs and the internal PLL
15187d42d6SLad, Prabhakar			      circuit are disabled.
16187d42d6SLad, Prabhakar- adi,power-mode-pll-ctrl: PLL and oversampling control. This control allows
17187d42d6SLad, Prabhakar			   internal PLL 1 circuit to be powered down and the
18187d42d6SLad, Prabhakar			   oversampling to be switched off.
19187d42d6SLad, Prabhakar- ad,adv7343-power-mode-dac: array configuring the power on/off DAC's 1..6,
20187d42d6SLad, Prabhakar			      0 = OFF and 1 = ON, Default value when this
21187d42d6SLad, Prabhakar			      property is not specified is <0 0 0 0 0 0>.
22187d42d6SLad, Prabhakar- ad,adv7343-sd-config-dac-out: array configure SD DAC Output's 1 and 2, 0 = OFF
23187d42d6SLad, Prabhakar				 and 1 = ON, Default value when this property is
24187d42d6SLad, Prabhakar				 not specified is <0 0>.
25187d42d6SLad, Prabhakar
26187d42d6SLad, PrabhakarExample:
27187d42d6SLad, Prabhakar
28187d42d6SLad, Prabhakari2c0@1c22000 {
29187d42d6SLad, Prabhakar	...
30187d42d6SLad, Prabhakar	...
31187d42d6SLad, Prabhakar
32187d42d6SLad, Prabhakar	adv7343@2a {
33187d42d6SLad, Prabhakar		compatible = "adi,adv7343";
34187d42d6SLad, Prabhakar		reg = <0x2a>;
35187d42d6SLad, Prabhakar
36187d42d6SLad, Prabhakar		port {
37187d42d6SLad, Prabhakar			adv7343_1: endpoint {
38187d42d6SLad, Prabhakar					adi,power-mode-sleep-mode;
39187d42d6SLad, Prabhakar					adi,power-mode-pll-ctrl;
40187d42d6SLad, Prabhakar					/* Use DAC1..3, DAC6 */
41187d42d6SLad, Prabhakar					adi,dac-enable = <1 1 1 0 0 1>;
42187d42d6SLad, Prabhakar					/* Use SD DAC output 1 */
43187d42d6SLad, Prabhakar					adi,sd-dac-enable = <1 0>;
44187d42d6SLad, Prabhakar			};
45187d42d6SLad, Prabhakar		};
46187d42d6SLad, Prabhakar	};
47187d42d6SLad, Prabhakar	...
48187d42d6SLad, Prabhakar};
49