1*bdeb3cf0SDmitry Baryshkov# SPDX-License-Identifier: GPL-2.0-only
2*bdeb3cf0SDmitry Baryshkov%YAML 1.2
3*bdeb3cf0SDmitry Baryshkov---
4*bdeb3cf0SDmitry Baryshkov$id: http://devicetree.org/schemas/clock/qcom,gcc-msm8916.yaml#
5*bdeb3cf0SDmitry Baryshkov$schema: http://devicetree.org/meta-schemas/core.yaml#
6*bdeb3cf0SDmitry Baryshkov
7*bdeb3cf0SDmitry Baryshkovtitle: Qualcomm Global Clock & Reset Controller Binding for MSM8916
8*bdeb3cf0SDmitry Baryshkov
9*bdeb3cf0SDmitry Baryshkovmaintainers:
10*bdeb3cf0SDmitry Baryshkov  - Stephen Boyd <sboyd@kernel.org>
11*bdeb3cf0SDmitry Baryshkov  - Taniya Das <quic_tdas@quicinc.com>
12*bdeb3cf0SDmitry Baryshkov
13*bdeb3cf0SDmitry Baryshkovdescription: |
14*bdeb3cf0SDmitry Baryshkov  Qualcomm global clock control module which supports the clocks, resets and
15*bdeb3cf0SDmitry Baryshkov  power domains on MSM8916.
16*bdeb3cf0SDmitry Baryshkov
17*bdeb3cf0SDmitry Baryshkov  See also:
18*bdeb3cf0SDmitry Baryshkov  - dt-bindings/clock/qcom,gcc-msm8916.h
19*bdeb3cf0SDmitry Baryshkov
20*bdeb3cf0SDmitry Baryshkovproperties:
21*bdeb3cf0SDmitry Baryshkov  compatible:
22*bdeb3cf0SDmitry Baryshkov    const: qcom,gcc-msm8916
23*bdeb3cf0SDmitry Baryshkov
24*bdeb3cf0SDmitry Baryshkov  clocks:
25*bdeb3cf0SDmitry Baryshkov    items:
26*bdeb3cf0SDmitry Baryshkov      - description: XO source
27*bdeb3cf0SDmitry Baryshkov      - description: Sleep clock source
28*bdeb3cf0SDmitry Baryshkov      - description: DSI phy instance 0 dsi clock
29*bdeb3cf0SDmitry Baryshkov      - description: DSI phy instance 0 byte clock
30*bdeb3cf0SDmitry Baryshkov      - description: External MCLK clock
31*bdeb3cf0SDmitry Baryshkov      - description: External Primary I2S clock
32*bdeb3cf0SDmitry Baryshkov      - description: External Secondary I2S clock
33*bdeb3cf0SDmitry Baryshkov
34*bdeb3cf0SDmitry Baryshkov  clock-names:
35*bdeb3cf0SDmitry Baryshkov    items:
36*bdeb3cf0SDmitry Baryshkov      - const: xo
37*bdeb3cf0SDmitry Baryshkov      - const: sleep_clk
38*bdeb3cf0SDmitry Baryshkov      - const: dsi0pll
39*bdeb3cf0SDmitry Baryshkov      - const: dsi0pllbyte
40*bdeb3cf0SDmitry Baryshkov      - const: ext_mclk
41*bdeb3cf0SDmitry Baryshkov      - const: ext_pri_i2s
42*bdeb3cf0SDmitry Baryshkov      - const: ext_sec_i2s
43*bdeb3cf0SDmitry Baryshkov
44*bdeb3cf0SDmitry Baryshkovrequired:
45*bdeb3cf0SDmitry Baryshkov  - compatible
46*bdeb3cf0SDmitry Baryshkov
47*bdeb3cf0SDmitry BaryshkovallOf:
48*bdeb3cf0SDmitry Baryshkov  - $ref: qcom,gcc.yaml#
49*bdeb3cf0SDmitry Baryshkov
50*bdeb3cf0SDmitry BaryshkovunevaluatedProperties: false
51*bdeb3cf0SDmitry Baryshkov
52*bdeb3cf0SDmitry Baryshkovexamples:
53*bdeb3cf0SDmitry Baryshkov  - |
54*bdeb3cf0SDmitry Baryshkov    clock-controller@300000 {
55*bdeb3cf0SDmitry Baryshkov      compatible = "qcom,gcc-msm8916";
56*bdeb3cf0SDmitry Baryshkov      #clock-cells = <1>;
57*bdeb3cf0SDmitry Baryshkov      #reset-cells = <1>;
58*bdeb3cf0SDmitry Baryshkov      #power-domain-cells = <1>;
59*bdeb3cf0SDmitry Baryshkov      reg = <0x300000 0x90000>;
60*bdeb3cf0SDmitry Baryshkov    };
61*bdeb3cf0SDmitry Baryshkov...
62