1*83d290c5STom Rini // SPDX-License-Identifier: GPL-2.0+
2a47a12beSStefan Roese /*
3a47a12beSStefan Roese * (C) Copyright 2002
4a47a12beSStefan Roese * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
5a47a12beSStefan Roese */
6a47a12beSStefan Roese
7a47a12beSStefan Roese #include <common.h>
8a47a12beSStefan Roese
9a47a12beSStefan Roese /*
10a47a12beSStefan Roese * CPU test
11a47a12beSStefan Roese * Shift instructions: rlwimi
12a47a12beSStefan Roese *
13a47a12beSStefan Roese * The test contains a pre-built table of instructions, operands and
14a47a12beSStefan Roese * expected results. For each table entry, the test will cyclically use
15a47a12beSStefan Roese * different sets of operand registers and result registers.
16a47a12beSStefan Roese */
17a47a12beSStefan Roese
18a47a12beSStefan Roese #include <post.h>
19a47a12beSStefan Roese #include "cpu_asm.h"
20a47a12beSStefan Roese
21a47a12beSStefan Roese #if CONFIG_POST & CONFIG_SYS_POST_CPU
22a47a12beSStefan Roese
23a47a12beSStefan Roese extern void cpu_post_exec_22 (ulong *code, ulong *cr, ulong *res, ulong op1,
24a47a12beSStefan Roese ulong op2);
25a47a12beSStefan Roese extern ulong cpu_post_makecr (long v);
26a47a12beSStefan Roese
27a47a12beSStefan Roese static struct cpu_post_rlwimi_s
28a47a12beSStefan Roese {
29a47a12beSStefan Roese ulong cmd;
30a47a12beSStefan Roese ulong op0;
31a47a12beSStefan Roese ulong op1;
32a47a12beSStefan Roese uchar op2;
33a47a12beSStefan Roese uchar mb;
34a47a12beSStefan Roese uchar me;
35a47a12beSStefan Roese ulong res;
36a47a12beSStefan Roese } cpu_post_rlwimi_table[] =
37a47a12beSStefan Roese {
38a47a12beSStefan Roese {
39a47a12beSStefan Roese OP_RLWIMI,
40a47a12beSStefan Roese 0xff00ffff,
41a47a12beSStefan Roese 0x0000aa00,
42a47a12beSStefan Roese 8,
43a47a12beSStefan Roese 8,
44a47a12beSStefan Roese 15,
45a47a12beSStefan Roese 0xffaaffff
46a47a12beSStefan Roese },
47a47a12beSStefan Roese };
48d2397817SMike Frysinger static unsigned int cpu_post_rlwimi_size = ARRAY_SIZE(cpu_post_rlwimi_table);
49a47a12beSStefan Roese
cpu_post_test_rlwimi(void)50a47a12beSStefan Roese int cpu_post_test_rlwimi (void)
51a47a12beSStefan Roese {
52a47a12beSStefan Roese int ret = 0;
53a47a12beSStefan Roese unsigned int i, reg;
54a47a12beSStefan Roese int flag = disable_interrupts();
55a47a12beSStefan Roese
56a47a12beSStefan Roese for (i = 0; i < cpu_post_rlwimi_size && ret == 0; i++)
57a47a12beSStefan Roese {
58a47a12beSStefan Roese struct cpu_post_rlwimi_s *test = cpu_post_rlwimi_table + i;
59a47a12beSStefan Roese
60a47a12beSStefan Roese for (reg = 0; reg < 32 && ret == 0; reg++)
61a47a12beSStefan Roese {
62a47a12beSStefan Roese unsigned int reg0 = (reg + 0) % 32;
63a47a12beSStefan Roese unsigned int reg1 = (reg + 1) % 32;
64a47a12beSStefan Roese unsigned int stk = reg < 16 ? 31 : 15;
65a47a12beSStefan Roese unsigned long code[] =
66a47a12beSStefan Roese {
67a47a12beSStefan Roese ASM_STW(stk, 1, -4),
68a47a12beSStefan Roese ASM_ADDI(stk, 1, -20),
69a47a12beSStefan Roese ASM_STW(3, stk, 8),
70a47a12beSStefan Roese ASM_STW(4, stk, 12),
71a47a12beSStefan Roese ASM_STW(reg0, stk, 4),
72a47a12beSStefan Roese ASM_STW(reg1, stk, 0),
73a47a12beSStefan Roese ASM_LWZ(reg1, stk, 8),
74a47a12beSStefan Roese ASM_LWZ(reg0, stk, 12),
75a47a12beSStefan Roese ASM_113(test->cmd, reg1, reg0, test->op2, test->mb, test->me),
76a47a12beSStefan Roese ASM_STW(reg1, stk, 8),
77a47a12beSStefan Roese ASM_LWZ(reg1, stk, 0),
78a47a12beSStefan Roese ASM_LWZ(reg0, stk, 4),
79a47a12beSStefan Roese ASM_LWZ(3, stk, 8),
80a47a12beSStefan Roese ASM_ADDI(1, stk, 20),
81a47a12beSStefan Roese ASM_LWZ(stk, 1, -4),
82a47a12beSStefan Roese ASM_BLR,
83a47a12beSStefan Roese };
84a47a12beSStefan Roese unsigned long codecr[] =
85a47a12beSStefan Roese {
86a47a12beSStefan Roese ASM_STW(stk, 1, -4),
87a47a12beSStefan Roese ASM_ADDI(stk, 1, -20),
88a47a12beSStefan Roese ASM_STW(3, stk, 8),
89a47a12beSStefan Roese ASM_STW(4, stk, 12),
90a47a12beSStefan Roese ASM_STW(reg0, stk, 4),
91a47a12beSStefan Roese ASM_STW(reg1, stk, 0),
92a47a12beSStefan Roese ASM_LWZ(reg1, stk, 8),
93a47a12beSStefan Roese ASM_LWZ(reg0, stk, 12),
94a47a12beSStefan Roese ASM_113(test->cmd, reg1, reg0, test->op2, test->mb, test->me) |
95a47a12beSStefan Roese BIT_C,
96a47a12beSStefan Roese ASM_STW(reg1, stk, 8),
97a47a12beSStefan Roese ASM_LWZ(reg1, stk, 0),
98a47a12beSStefan Roese ASM_LWZ(reg0, stk, 4),
99a47a12beSStefan Roese ASM_LWZ(3, stk, 8),
100a47a12beSStefan Roese ASM_ADDI(1, stk, 20),
101a47a12beSStefan Roese ASM_LWZ(stk, 1, -4),
102a47a12beSStefan Roese ASM_BLR,
103a47a12beSStefan Roese };
104a47a12beSStefan Roese ulong res;
105a47a12beSStefan Roese ulong cr;
106a47a12beSStefan Roese
107a47a12beSStefan Roese if (ret == 0)
108a47a12beSStefan Roese {
109a47a12beSStefan Roese cr = 0;
110a47a12beSStefan Roese cpu_post_exec_22 (code, & cr, & res, test->op0, test->op1);
111a47a12beSStefan Roese
112a47a12beSStefan Roese ret = res == test->res && cr == 0 ? 0 : -1;
113a47a12beSStefan Roese
114a47a12beSStefan Roese if (ret != 0)
115a47a12beSStefan Roese {
116a47a12beSStefan Roese post_log ("Error at rlwimi test %d !\n", i);
117a47a12beSStefan Roese }
118a47a12beSStefan Roese }
119a47a12beSStefan Roese
120a47a12beSStefan Roese if (ret == 0)
121a47a12beSStefan Roese {
122a47a12beSStefan Roese cpu_post_exec_22 (codecr, & cr, & res, test->op0, test->op1);
123a47a12beSStefan Roese
124a47a12beSStefan Roese ret = res == test->res &&
125a47a12beSStefan Roese (cr & 0xe0000000) == cpu_post_makecr (res) ? 0 : -1;
126a47a12beSStefan Roese
127a47a12beSStefan Roese if (ret != 0)
128a47a12beSStefan Roese {
129a47a12beSStefan Roese post_log ("Error at rlwimi test %d !\n", i);
130a47a12beSStefan Roese }
131a47a12beSStefan Roese }
132a47a12beSStefan Roese }
133a47a12beSStefan Roese }
134a47a12beSStefan Roese
135a47a12beSStefan Roese if (flag)
136a47a12beSStefan Roese enable_interrupts();
137a47a12beSStefan Roese
138a47a12beSStefan Roese return ret;
139a47a12beSStefan Roese }
140a47a12beSStefan Roese
141a47a12beSStefan Roese #endif
142