xref: /openbmc/qemu/hw/display/virtio-gpu-pci.c (revision 0193b3bc05fe45860849b11958431e53feec7516)
19eafb62dSGerd Hoffmann /*
29eafb62dSGerd Hoffmann  * Virtio video device
39eafb62dSGerd Hoffmann  *
49eafb62dSGerd Hoffmann  * Copyright Red Hat
59eafb62dSGerd Hoffmann  *
69eafb62dSGerd Hoffmann  * Authors:
79eafb62dSGerd Hoffmann  *  Dave Airlie
89eafb62dSGerd Hoffmann  *
92e252145SGerd Hoffmann  * This work is licensed under the terms of the GNU GPL, version 2 or later.
102e252145SGerd Hoffmann  * See the COPYING file in the top-level directory.
119eafb62dSGerd Hoffmann  *
129eafb62dSGerd Hoffmann  */
13e688df6bSMarkus Armbruster 
149b8bfe21SPeter Maydell #include "qemu/osdep.h"
15e688df6bSMarkus Armbruster #include "qapi/error.h"
160b8fa32fSMarkus Armbruster #include "qemu/module.h"
179eafb62dSGerd Hoffmann #include "hw/pci/pci.h"
18a27bd6c7SMarkus Armbruster #include "hw/qdev-properties.h"
199eafb62dSGerd Hoffmann #include "hw/virtio/virtio.h"
209eafb62dSGerd Hoffmann #include "hw/virtio/virtio-bus.h"
21267f6646SMarc-André Lureau #include "hw/virtio/virtio-gpu-pci.h"
22db1015e9SEduardo Habkost #include "qom/object.h"
237ecb381fSJuan Quintela 
24c68082c4SMarc-André Lureau static Property virtio_gpu_pci_base_properties[] = {
259eafb62dSGerd Hoffmann     DEFINE_VIRTIO_GPU_PCI_PROPERTIES(VirtIOPCIProxy),
269eafb62dSGerd Hoffmann     DEFINE_PROP_END_OF_LIST(),
279eafb62dSGerd Hoffmann };
289eafb62dSGerd Hoffmann 
virtio_gpu_pci_base_realize(VirtIOPCIProxy * vpci_dev,Error ** errp)29c68082c4SMarc-André Lureau static void virtio_gpu_pci_base_realize(VirtIOPCIProxy *vpci_dev, Error **errp)
309eafb62dSGerd Hoffmann {
31c68082c4SMarc-André Lureau     VirtIOGPUPCIBase *vgpu = VIRTIO_GPU_PCI_BASE(vpci_dev);
32c68082c4SMarc-André Lureau     VirtIOGPUBase *g = vgpu->vgpu;
33c68082c4SMarc-André Lureau     DeviceState *vdev = DEVICE(g);
34e1888295SGerd Hoffmann     int i;
359eafb62dSGerd Hoffmann 
36*ba62dfa7SGerd Hoffmann     if (virtio_gpu_hostmem_enabled(g->conf)) {
37*ba62dfa7SGerd Hoffmann         vpci_dev->msix_bar_idx = 1;
38*ba62dfa7SGerd Hoffmann         vpci_dev->modern_mem_bar_idx = 2;
39*ba62dfa7SGerd Hoffmann         memory_region_init(&g->hostmem, OBJECT(g), "virtio-gpu-hostmem",
40*ba62dfa7SGerd Hoffmann                            g->conf.hostmem);
41*ba62dfa7SGerd Hoffmann         pci_register_bar(&vpci_dev->pci_dev, 4,
42*ba62dfa7SGerd Hoffmann                          PCI_BASE_ADDRESS_SPACE_MEMORY |
43*ba62dfa7SGerd Hoffmann                          PCI_BASE_ADDRESS_MEM_PREFETCH |
44*ba62dfa7SGerd Hoffmann                          PCI_BASE_ADDRESS_MEM_TYPE_64,
45*ba62dfa7SGerd Hoffmann                          &g->hostmem);
46*ba62dfa7SGerd Hoffmann         virtio_pci_add_shm_cap(vpci_dev, 4, 0, g->conf.hostmem,
47*ba62dfa7SGerd Hoffmann                                VIRTIO_GPU_SHM_ID_HOST_VISIBLE);
48*ba62dfa7SGerd Hoffmann     }
49*ba62dfa7SGerd Hoffmann 
50dd56040dSDr. David Alan Gilbert     virtio_pci_force_virtio_1(vpci_dev);
51668f62ecSMarkus Armbruster     if (!qdev_realize(vdev, BUS(&vpci_dev->bus), errp)) {
5234e304e9SPeter Xu         return;
5334e304e9SPeter Xu     }
54e1888295SGerd Hoffmann 
55e1888295SGerd Hoffmann     for (i = 0; i < g->conf.max_outputs; i++) {
565325cc34SMarkus Armbruster         object_property_set_link(OBJECT(g->scanout[i].con), "device",
575325cc34SMarkus Armbruster                                  OBJECT(vpci_dev), &error_abort);
58e1888295SGerd Hoffmann     }
599eafb62dSGerd Hoffmann }
609eafb62dSGerd Hoffmann 
virtio_gpu_pci_base_class_init(ObjectClass * klass,void * data)61c68082c4SMarc-André Lureau static void virtio_gpu_pci_base_class_init(ObjectClass *klass, void *data)
629eafb62dSGerd Hoffmann {
639eafb62dSGerd Hoffmann     DeviceClass *dc = DEVICE_CLASS(klass);
649eafb62dSGerd Hoffmann     VirtioPCIClass *k = VIRTIO_PCI_CLASS(klass);
659eafb62dSGerd Hoffmann     PCIDeviceClass *pcidev_k = PCI_DEVICE_CLASS(klass);
669eafb62dSGerd Hoffmann 
679eafb62dSGerd Hoffmann     set_bit(DEVICE_CATEGORY_DISPLAY, dc->categories);
684f67d30bSMarc-André Lureau     device_class_set_props(dc, virtio_gpu_pci_base_properties);
69597966d1SGerd Hoffmann     dc->hotpluggable = false;
70c68082c4SMarc-André Lureau     k->realize = virtio_gpu_pci_base_realize;
719eafb62dSGerd Hoffmann     pcidev_k->class_id = PCI_CLASS_DISPLAY_OTHER;
729eafb62dSGerd Hoffmann }
739eafb62dSGerd Hoffmann 
74c68082c4SMarc-André Lureau static const TypeInfo virtio_gpu_pci_base_info = {
75c68082c4SMarc-André Lureau     .name = TYPE_VIRTIO_GPU_PCI_BASE,
76c68082c4SMarc-André Lureau     .parent = TYPE_VIRTIO_PCI,
77c68082c4SMarc-André Lureau     .instance_size = sizeof(VirtIOGPUPCIBase),
78c68082c4SMarc-André Lureau     .class_init = virtio_gpu_pci_base_class_init,
79c68082c4SMarc-André Lureau     .abstract = true
80c68082c4SMarc-André Lureau };
81561d0f45SGerd Hoffmann module_obj(TYPE_VIRTIO_GPU_PCI_BASE);
8224ce7aa7SJose R. Ziviani module_kconfig(VIRTIO_PCI);
83c68082c4SMarc-André Lureau 
84c68082c4SMarc-André Lureau #define TYPE_VIRTIO_GPU_PCI "virtio-gpu-pci"
85db1015e9SEduardo Habkost typedef struct VirtIOGPUPCI VirtIOGPUPCI;
868110fa1dSEduardo Habkost DECLARE_INSTANCE_CHECKER(VirtIOGPUPCI, VIRTIO_GPU_PCI,
878110fa1dSEduardo Habkost                          TYPE_VIRTIO_GPU_PCI)
88c68082c4SMarc-André Lureau 
89db1015e9SEduardo Habkost struct VirtIOGPUPCI {
90c68082c4SMarc-André Lureau     VirtIOGPUPCIBase parent_obj;
91c68082c4SMarc-André Lureau     VirtIOGPU vdev;
92db1015e9SEduardo Habkost };
93c68082c4SMarc-André Lureau 
virtio_gpu_initfn(Object * obj)949eafb62dSGerd Hoffmann static void virtio_gpu_initfn(Object *obj)
959eafb62dSGerd Hoffmann {
969eafb62dSGerd Hoffmann     VirtIOGPUPCI *dev = VIRTIO_GPU_PCI(obj);
97b3409a31SGerd Hoffmann 
98b3409a31SGerd Hoffmann     virtio_instance_init_common(obj, &dev->vdev, sizeof(dev->vdev),
99b3409a31SGerd Hoffmann                                 TYPE_VIRTIO_GPU);
100c68082c4SMarc-André Lureau     VIRTIO_GPU_PCI_BASE(obj)->vgpu = VIRTIO_GPU_BASE(&dev->vdev);
1019eafb62dSGerd Hoffmann }
1029eafb62dSGerd Hoffmann 
103a4ee4c8bSEduardo Habkost static const VirtioPCIDeviceTypeInfo virtio_gpu_pci_info = {
104a4ee4c8bSEduardo Habkost     .generic_name = TYPE_VIRTIO_GPU_PCI,
105c68082c4SMarc-André Lureau     .parent = TYPE_VIRTIO_GPU_PCI_BASE,
1069eafb62dSGerd Hoffmann     .instance_size = sizeof(VirtIOGPUPCI),
1079eafb62dSGerd Hoffmann     .instance_init = virtio_gpu_initfn,
1089eafb62dSGerd Hoffmann };
109561d0f45SGerd Hoffmann module_obj(TYPE_VIRTIO_GPU_PCI);
1109eafb62dSGerd Hoffmann 
virtio_gpu_pci_register_types(void)1119eafb62dSGerd Hoffmann static void virtio_gpu_pci_register_types(void)
1129eafb62dSGerd Hoffmann {
113c68082c4SMarc-André Lureau     type_register_static(&virtio_gpu_pci_base_info);
114a4ee4c8bSEduardo Habkost     virtio_pci_types_register(&virtio_gpu_pci_info);
1159eafb62dSGerd Hoffmann }
116c68082c4SMarc-André Lureau 
1179eafb62dSGerd Hoffmann type_init(virtio_gpu_pci_register_types)
118