xref: /openbmc/linux/drivers/hid/amd-sfh-hid/amd_sfh_pcie.h (revision 786aa1b961d1b25f9480ae147e84e146f46fdca2)
14f567b9fSSandeep Singh /* SPDX-License-Identifier: GPL-2.0-or-later */
24f567b9fSSandeep Singh /*
34f567b9fSSandeep Singh  * AMD MP2 PCIe communication driver
4f75203cdSBasavaraj Natikar  * Copyright 2020-2021 Advanced Micro Devices, Inc.
54f567b9fSSandeep Singh  * Authors: Shyam Sundar S K <Shyam-sundar.S-k@amd.com>
64f567b9fSSandeep Singh  *	    Sandeep Singh <Sandeep.singh@amd.com>
7f75203cdSBasavaraj Natikar  *	    Basavaraj Natikar <Basavaraj.Natikar@amd.com>
84f567b9fSSandeep Singh  */
94f567b9fSSandeep Singh 
104f567b9fSSandeep Singh #ifndef PCIE_MP2_AMD_H
114f567b9fSSandeep Singh #define PCIE_MP2_AMD_H
124f567b9fSSandeep Singh 
136947f312SBasavaraj Natikar #include "amd_sfh_common.h"
144f567b9fSSandeep Singh 
154f567b9fSSandeep Singh /* MP2 C2P Message Registers */
164f567b9fSSandeep Singh #define AMD_C2P_MSG0	0x10500
174f567b9fSSandeep Singh #define AMD_C2P_MSG1	0x10504
184f567b9fSSandeep Singh #define AMD_C2P_MSG2	0x10508
194f567b9fSSandeep Singh 
204f567b9fSSandeep Singh /* MP2 P2C Message Registers */
214f567b9fSSandeep Singh #define AMD_P2C_MSG3	0x1068C /* Supported Sensors info */
224f567b9fSSandeep Singh 
23f264481aSBasavaraj Natikar #define V2_STATUS	0x2
24f264481aSBasavaraj Natikar 
2524a31ea9SBasavaraj Natikar #define HPD_IDX		16
2624a31ea9SBasavaraj Natikar 
27b5d7f43eSBasavaraj Natikar #define SENSOR_DISCOVERY_STATUS_MASK		GENMASK(5, 3)
28b5d7f43eSBasavaraj Natikar #define SENSOR_DISCOVERY_STATUS_SHIFT		3
29b5d7f43eSBasavaraj Natikar 
304f567b9fSSandeep Singh /* SFH Command register */
314f567b9fSSandeep Singh union sfh_cmd_base {
324f567b9fSSandeep Singh 	u32 ul;
334f567b9fSSandeep Singh 	struct {
344f567b9fSSandeep Singh 		u32 cmd_id : 8;
354f567b9fSSandeep Singh 		u32 sensor_id : 8;
364f567b9fSSandeep Singh 		u32 period : 16;
374f567b9fSSandeep Singh 	} s;
38f264481aSBasavaraj Natikar 	struct {
39f264481aSBasavaraj Natikar 		u32 cmd_id : 4;
40aa0b724aSBasavaraj Natikar 		u32 intr_disable : 1;
41f264481aSBasavaraj Natikar 		u32 rsvd1 : 3;
42f264481aSBasavaraj Natikar 		u32 length : 7;
43f264481aSBasavaraj Natikar 		u32 mem_type : 1;
44f264481aSBasavaraj Natikar 		u32 sensor_id : 8;
45f264481aSBasavaraj Natikar 		u32 period : 8;
46f264481aSBasavaraj Natikar 	} cmd_v2;
474f567b9fSSandeep Singh };
484f567b9fSSandeep Singh 
49173709f5SBasavaraj Natikar union cmd_response {
50173709f5SBasavaraj Natikar 	u32 resp;
51173709f5SBasavaraj Natikar 	struct {
52173709f5SBasavaraj Natikar 		u32 status	: 2;
53173709f5SBasavaraj Natikar 		u32 out_in_c2p	: 1;
54173709f5SBasavaraj Natikar 		u32 rsvd1	: 1;
55173709f5SBasavaraj Natikar 		u32 response	: 4;
56173709f5SBasavaraj Natikar 		u32 sub_cmd	: 8;
57173709f5SBasavaraj Natikar 		u32 sensor_id	: 6;
58173709f5SBasavaraj Natikar 		u32 rsvd2	: 10;
59173709f5SBasavaraj Natikar 	} response_v2;
60173709f5SBasavaraj Natikar };
61173709f5SBasavaraj Natikar 
624f567b9fSSandeep Singh union sfh_cmd_param {
634f567b9fSSandeep Singh 	u32 ul;
644f567b9fSSandeep Singh 	struct {
654f567b9fSSandeep Singh 		u32 buf_layout : 2;
664f567b9fSSandeep Singh 		u32 buf_length : 6;
674f567b9fSSandeep Singh 		u32 rsvd : 24;
684f567b9fSSandeep Singh 	} s;
694f567b9fSSandeep Singh };
704f567b9fSSandeep Singh 
714f567b9fSSandeep Singh struct sfh_cmd_reg {
724f567b9fSSandeep Singh 	union sfh_cmd_base cmd_base;
734f567b9fSSandeep Singh 	union sfh_cmd_param cmd_param;
744f567b9fSSandeep Singh 	phys_addr_t phys_addr;
754f567b9fSSandeep Singh };
764f567b9fSSandeep Singh 
774f567b9fSSandeep Singh enum sensor_idx {
784f567b9fSSandeep Singh 	accel_idx = 0,
794f567b9fSSandeep Singh 	gyro_idx = 1,
804f567b9fSSandeep Singh 	mag_idx = 2,
814f567b9fSSandeep Singh 	als_idx = 19
824f567b9fSSandeep Singh };
834f567b9fSSandeep Singh 
84f264481aSBasavaraj Natikar enum mem_use_type {
85f264481aSBasavaraj Natikar 	USE_DRAM,
86f264481aSBasavaraj Natikar 	USE_C2P_REG,
87f264481aSBasavaraj Natikar };
88f264481aSBasavaraj Natikar 
8924a31ea9SBasavaraj Natikar struct hpd_status {
9024a31ea9SBasavaraj Natikar 	union {
9124a31ea9SBasavaraj Natikar 		struct {
9224a31ea9SBasavaraj Natikar 			u32 human_presence_report : 4;
9324a31ea9SBasavaraj Natikar 			u32 human_presence_actual : 4;
9424a31ea9SBasavaraj Natikar 			u32 probablity		  : 8;
9524a31ea9SBasavaraj Natikar 			u32 object_distance       : 16;
9624a31ea9SBasavaraj Natikar 		} shpd;
9724a31ea9SBasavaraj Natikar 		u32 val;
9824a31ea9SBasavaraj Natikar 	};
9924a31ea9SBasavaraj Natikar };
10024a31ea9SBasavaraj Natikar 
1014f567b9fSSandeep Singh void amd_start_sensor(struct amd_mp2_dev *privdata, struct amd_mp2_sensor_info info);
1024f567b9fSSandeep Singh void amd_stop_sensor(struct amd_mp2_dev *privdata, u16 sensor_idx);
1034f567b9fSSandeep Singh void amd_stop_all_sensors(struct amd_mp2_dev *privdata);
1044f567b9fSSandeep Singh int amd_mp2_get_sensor_num(struct amd_mp2_dev *privdata, u8 *sensor_id);
1054f567b9fSSandeep Singh int amd_sfh_hid_client_init(struct amd_mp2_dev *privdata);
1064f567b9fSSandeep Singh int amd_sfh_hid_client_deinit(struct amd_mp2_dev *privdata);
1070873d1afSBasavaraj Natikar u32 amd_sfh_wait_for_response(struct amd_mp2_dev *mp2, u8 sid, u32 sensor_sts);
1080873d1afSBasavaraj Natikar void amd_mp2_suspend(struct amd_mp2_dev *mp2);
1090873d1afSBasavaraj Natikar void amd_mp2_resume(struct amd_mp2_dev *mp2);
110696455e9SBasavaraj Natikar const char *get_sensor_name(int idx);
111*786aa1b9SBasavaraj Natikar void amd_sfh_set_desc_ops(struct amd_mp2_ops *mp2_ops);
112f264481aSBasavaraj Natikar 
1134f567b9fSSandeep Singh #endif
114