1*b2441318SGreg Kroah-Hartman /* SPDX-License-Identifier: GPL-2.0 */
2a88b5ba8SSam Ravnborg #ifndef _PSYCHO_COMMON_H
3a88b5ba8SSam Ravnborg #define _PSYCHO_COMMON_H
4a88b5ba8SSam Ravnborg
5a88b5ba8SSam Ravnborg /* U2P Programmer's Manual, page 13-55, configuration space
6a88b5ba8SSam Ravnborg * address format:
7a88b5ba8SSam Ravnborg *
8a88b5ba8SSam Ravnborg * 32 24 23 16 15 11 10 8 7 2 1 0
9a88b5ba8SSam Ravnborg * ---------------------------------------------------------
10a88b5ba8SSam Ravnborg * |0 0 0 0 0 0 0 0 1| bus | device | function | reg | 0 0 |
11a88b5ba8SSam Ravnborg * ---------------------------------------------------------
12a88b5ba8SSam Ravnborg */
13a88b5ba8SSam Ravnborg #define PSYCHO_CONFIG_BASE(PBM) \
14a88b5ba8SSam Ravnborg ((PBM)->config_space | (1UL << 24))
15a88b5ba8SSam Ravnborg #define PSYCHO_CONFIG_ENCODE(BUS, DEVFN, REG) \
16a88b5ba8SSam Ravnborg (((unsigned long)(BUS) << 16) | \
17a88b5ba8SSam Ravnborg ((unsigned long)(DEVFN) << 8) | \
18a88b5ba8SSam Ravnborg ((unsigned long)(REG)))
19a88b5ba8SSam Ravnborg
psycho_pci_config_mkaddr(struct pci_pbm_info * pbm,unsigned char bus,unsigned int devfn,int where)20a88b5ba8SSam Ravnborg static inline void *psycho_pci_config_mkaddr(struct pci_pbm_info *pbm,
21a88b5ba8SSam Ravnborg unsigned char bus,
22a88b5ba8SSam Ravnborg unsigned int devfn,
23a88b5ba8SSam Ravnborg int where)
24a88b5ba8SSam Ravnborg {
25a88b5ba8SSam Ravnborg return (void *)
26a88b5ba8SSam Ravnborg (PSYCHO_CONFIG_BASE(pbm) |
27a88b5ba8SSam Ravnborg PSYCHO_CONFIG_ENCODE(bus, devfn, where));
28a88b5ba8SSam Ravnborg }
29a88b5ba8SSam Ravnborg
30a88b5ba8SSam Ravnborg enum psycho_error_type {
31a88b5ba8SSam Ravnborg UE_ERR, CE_ERR, PCI_ERR
32a88b5ba8SSam Ravnborg };
33a88b5ba8SSam Ravnborg
342e74a74fSSam Ravnborg void psycho_check_iommu_error(struct pci_pbm_info *pbm,
35a88b5ba8SSam Ravnborg unsigned long afsr,
36a88b5ba8SSam Ravnborg unsigned long afar,
37a88b5ba8SSam Ravnborg enum psycho_error_type type);
38a88b5ba8SSam Ravnborg
392e74a74fSSam Ravnborg irqreturn_t psycho_pcierr_intr(int irq, void *dev_id);
40a88b5ba8SSam Ravnborg
412e74a74fSSam Ravnborg int psycho_iommu_init(struct pci_pbm_info *pbm, int tsbsize,
42a88b5ba8SSam Ravnborg u32 dvma_offset, u32 dma_mask,
43a88b5ba8SSam Ravnborg unsigned long write_complete_offset);
44a88b5ba8SSam Ravnborg
452e74a74fSSam Ravnborg void psycho_pbm_init_common(struct pci_pbm_info *pbm,
46cd4cd730SGrant Likely struct platform_device *op,
47a88b5ba8SSam Ravnborg const char *chip_name, int chip_type);
48a88b5ba8SSam Ravnborg
49a88b5ba8SSam Ravnborg #endif /* _PSYCHO_COMMON_H */
50