xref: /openbmc/linux/Documentation/devicetree/bindings/pwm/pwm-hibvt.txt (revision c95baf12f5077419db01313ab61c2aac007d40cd) 
1d09f0081SyuanjianHisilicon PWM controller
2d09f0081Syuanjian
3d09f0081SyuanjianRequired properties:
4d09f0081Syuanjian-compatible: should contain one SoC specific compatible string
5d09f0081Syuanjian The SoC specific strings supported including:
6d09f0081Syuanjian	"hisilicon,hi3516cv300-pwm"
7d09f0081Syuanjian	"hisilicon,hi3519v100-pwm"
850e69143SMathieu Othacehe	"hisilicon,hi3559v100-shub-pwm"
950e69143SMathieu Othacehe	"hisilicon,hi3559v100-pwm
10d09f0081Syuanjian- reg: physical base address and length of the controller's registers.
11d09f0081Syuanjian- clocks: phandle and clock specifier of the PWM reference clock.
12d09f0081Syuanjian- resets: phandle and reset specifier for the PWM controller reset.
13*89650a1eSKrzysztof Kozlowski- #pwm-cells: Should be 3. See pwm.yaml in this directory for a description of
14d09f0081Syuanjian  the cells format.
15d09f0081Syuanjian
16d09f0081SyuanjianExample:
17d09f0081Syuanjian	pwm: pwm@12130000 {
18d09f0081Syuanjian		compatible = "hisilicon,hi3516cv300-pwm";
19d09f0081Syuanjian		reg = <0x12130000 0x10000>;
20d09f0081Syuanjian		clocks = <&crg_ctrl HI3516CV300_PWM_CLK>;
21d09f0081Syuanjian		resets = <&crg_ctrl 0x38 0>;
22d09f0081Syuanjian		#pwm-cells = <3>;
23d09f0081Syuanjian	};
24