xref: /openbmc/linux/Documentation/devicetree/bindings/display/msm/dsi-phy-20nm.yaml (revision 8fc939e72ff80116c090aaf03952253a124d2a8e)
1*8fc939e7SKrishna Manikandan# SPDX-License-Identifier: GPL-2.0-only or BSD-2-Clause
2*8fc939e7SKrishna Manikandan%YAML 1.2
3*8fc939e7SKrishna Manikandan---
4*8fc939e7SKrishna Manikandan$id: http://devicetree.org/schemas/display/msm/dsi-phy-20nm.yaml#
5*8fc939e7SKrishna Manikandan$schema: http://devicetree.org/meta-schemas/core.yaml#
6*8fc939e7SKrishna Manikandan
7*8fc939e7SKrishna Manikandantitle: Qualcomm Display DSI 20nm PHY
8*8fc939e7SKrishna Manikandan
9*8fc939e7SKrishna Manikandanmaintainers:
10*8fc939e7SKrishna Manikandan  - Krishna Manikandan <mkrishn@codeaurora.org>
11*8fc939e7SKrishna Manikandan
12*8fc939e7SKrishna ManikandanallOf:
13*8fc939e7SKrishna Manikandan  - $ref: dsi-phy-common.yaml#
14*8fc939e7SKrishna Manikandan
15*8fc939e7SKrishna Manikandanproperties:
16*8fc939e7SKrishna Manikandan  compatible:
17*8fc939e7SKrishna Manikandan    oneOf:
18*8fc939e7SKrishna Manikandan      - const: qcom,dsi-phy-20nm
19*8fc939e7SKrishna Manikandan
20*8fc939e7SKrishna Manikandan  reg:
21*8fc939e7SKrishna Manikandan    items:
22*8fc939e7SKrishna Manikandan      - description: dsi pll register set
23*8fc939e7SKrishna Manikandan      - description: dsi phy register set
24*8fc939e7SKrishna Manikandan      - description: dsi phy regulator register set
25*8fc939e7SKrishna Manikandan
26*8fc939e7SKrishna Manikandan  reg-names:
27*8fc939e7SKrishna Manikandan    items:
28*8fc939e7SKrishna Manikandan      - const: dsi_pll
29*8fc939e7SKrishna Manikandan      - const: dsi_phy
30*8fc939e7SKrishna Manikandan      - const: dsi_phy_regulator
31*8fc939e7SKrishna Manikandan
32*8fc939e7SKrishna Manikandan  vcca-supply:
33*8fc939e7SKrishna Manikandan    description: Phandle to vcca regulator device node.
34*8fc939e7SKrishna Manikandan
35*8fc939e7SKrishna Manikandan  vddio-supply:
36*8fc939e7SKrishna Manikandan    description: Phandle to vdd-io regulator device node.
37*8fc939e7SKrishna Manikandan
38*8fc939e7SKrishna Manikandanrequired:
39*8fc939e7SKrishna Manikandan  - compatible
40*8fc939e7SKrishna Manikandan  - reg
41*8fc939e7SKrishna Manikandan  - reg-names
42*8fc939e7SKrishna Manikandan  - vddio-supply
43*8fc939e7SKrishna Manikandan  - vcca-supply
44*8fc939e7SKrishna Manikandan
45*8fc939e7SKrishna ManikandanunevaluatedProperties: false
46*8fc939e7SKrishna Manikandan
47*8fc939e7SKrishna Manikandanexamples:
48*8fc939e7SKrishna Manikandan  - |
49*8fc939e7SKrishna Manikandan     #include <dt-bindings/clock/qcom,dispcc-sdm845.h>
50*8fc939e7SKrishna Manikandan     #include <dt-bindings/clock/qcom,rpmh.h>
51*8fc939e7SKrishna Manikandan
52*8fc939e7SKrishna Manikandan     dsi-phy@fd922a00 {
53*8fc939e7SKrishna Manikandan         compatible = "qcom,dsi-phy-20nm";
54*8fc939e7SKrishna Manikandan         reg = <0xfd922a00 0xd4>,
55*8fc939e7SKrishna Manikandan               <0xfd922b00 0x2b0>,
56*8fc939e7SKrishna Manikandan               <0xfd922d80 0x7b>;
57*8fc939e7SKrishna Manikandan         reg-names = "dsi_pll",
58*8fc939e7SKrishna Manikandan                     "dsi_phy",
59*8fc939e7SKrishna Manikandan                     "dsi_phy_regulator";
60*8fc939e7SKrishna Manikandan
61*8fc939e7SKrishna Manikandan         #clock-cells = <1>;
62*8fc939e7SKrishna Manikandan         #phy-cells = <0>;
63*8fc939e7SKrishna Manikandan
64*8fc939e7SKrishna Manikandan         vcca-supply = <&vcca_reg>;
65*8fc939e7SKrishna Manikandan         vddio-supply = <&vddio_reg>;
66*8fc939e7SKrishna Manikandan
67*8fc939e7SKrishna Manikandan         clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
68*8fc939e7SKrishna Manikandan                  <&rpmhcc RPMH_CXO_CLK>;
69*8fc939e7SKrishna Manikandan         clock-names = "iface", "ref";
70*8fc939e7SKrishna Manikandan     };
71*8fc939e7SKrishna Manikandan...
72