Home
last modified time | relevance | path

Searched refs:xtensa_option_enabled (Results 1 – 8 of 8) sorted by relevance

/openbmc/qemu/target/xtensa/
H A Dop_helper.c105 if (!xtensa_option_enabled(env->config, XTENSA_OPTION_DCACHE)) { in HELPER()
147 if (!xtensa_option_enabled(env->config, XTENSA_OPTION_DCACHE)) { in HELPER()
177 if (xtensa_option_enabled(env->config, XTENSA_OPTION_ICACHE)) { in HELPER()
184 if (xtensa_option_enabled(env->config, XTENSA_OPTION_DCACHE)) { in HELPER()
H A Dmmu_helper.c108 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in xtensa_tlb_get_addr_mask()
231 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in split_tlb_entry_spec()
293 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in xtensa_tlb_set_entry()
307 if (xtensa_option_enabled(env->config, in xtensa_tlb_set_entry()
411 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in reset_mmu()
420 } else if (xtensa_option_enabled(env->config, XTENSA_OPTION_MPU)) { in reset_mmu()
495 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in HELPER()
522 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in HELPER()
534 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in HELPER()
1060 if (xtensa_option_enabled(env->config, XTENSA_OPTION_MMU)) { in xtensa_get_physical_addr()
[all …]
H A Dcpu.c101 bool dfpu = xtensa_option_enabled(env->config, in xtensa_cpu_reset_hold()
111 env->sregs[PS] = xtensa_option_enabled(env->config, in xtensa_cpu_reset_hold()
116 if (xtensa_option_enabled(env->config, in xtensa_cpu_reset_hold()
126 env->sregs[ATOMCTL] = xtensa_option_enabled(env->config, in xtensa_cpu_reset_hold()
H A Dcpu.h651 static inline bool xtensa_option_enabled(const XtensaConfig *config, int opt) in xtensa_option_enabled() function
743 } else if (xtensa_option_enabled(env->config, XTENSA_OPTION_LOOP)) { in cpu_get_tb_cpu_state()
770 if (xtensa_option_enabled(env->config, XTENSA_OPTION_EXTENDED_L32R) && in cpu_get_tb_cpu_state()
774 if (xtensa_option_enabled(env->config, XTENSA_OPTION_DEBUG)) { in cpu_get_tb_cpu_state()
782 if (xtensa_option_enabled(env->config, XTENSA_OPTION_COPROCESSOR)) { in cpu_get_tb_cpu_state()
785 if (xtensa_option_enabled(env->config, XTENSA_OPTION_WINDOWED_REGISTER) && in cpu_get_tb_cpu_state()
H A Dexc_helper.c147 if (xtensa_option_enabled(env->config, in relocated_vector()
H A Dhelper.c256 assert(xtensa_option_enabled(env->config, in xtensa_cpu_do_unaligned_access()
H A Dtranslate.c279 return xtensa_option_enabled(dc->config, opt); in option_enabled()
450 return xtensa_option_enabled(dc->config, par[1]) ? 0 : XTENSA_OP_ILL; in test_exceptions_sr()
1280 xtensa_option_enabled(env->config, XTENSA_OPTION_FP_COPROCESSOR)) { in xtensa_cpu_dump_state()
1292 xtensa_option_enabled(env->config, XTENSA_OPTION_DFP_COPROCESSOR) && in xtensa_cpu_dump_state()
1293 !xtensa_option_enabled(env->config, XTENSA_OPTION_DFPU_SINGLE_ONLY)) { in xtensa_cpu_dump_state()
/openbmc/qemu/hw/xtensa/
H A Dpic_cpu.c106 if (xtensa_option_enabled(env->config, XTENSA_OPTION_TIMER_INTERRUPT)) { in xtensa_irq_init()