Home
last modified time | relevance | path

Searched refs:vsync_start (Results 1 – 25 of 187) sorted by relevance

12345678

/openbmc/linux/drivers/gpu/drm/panel/
H A Dpanel-simple.c721 .vsync_start = 800 + 3,
747 .vsync_start = 272 + 2,
771 .vsync_start = 480 + 2,
881 .vsync_start = 600 + 16,
906 .vsync_start = 768 + 14,
929 .vsync_start = 768 + 10,
989 .vsync_start = 800 + 8,
1013 .vsync_start = 600 + 10,
1091 .vsync_start = 768 + 4,
1204 .vsync_start = 1080 + 4,
[all …]
H A Dpanel-edp.c995 .vsync_start = 768 + 4,
1023 .vsync_start = 1080 + 3,
1050 .vsync_start = 1080 + 25,
1077 .vsync_start = 768 + 3,
1099 .vsync_start = 1080 + 3,
1127 .vsync_start = 800 + 3,
1138 .vsync_start = 800 + 3,
1168 .vsync_start = 1440 + 3,
1180 .vsync_start = 1440 + 3,
1211 .vsync_start = 1080 + 3,
[all …]
H A Dpanel-arm-versatile.c143 .vsync_start = 240 + 5,
166 .vsync_start = 480 + 11,
188 .vsync_start = 220 + 0,
211 .vsync_start = 320 + 2,
H A Dpanel-tpo-tpg110.c111 .vsync_start = 480 + 10,
127 .vsync_start = 480 + 18,
143 .vsync_start = 272 + 2,
159 .vsync_start = 640 + 4,
175 .vsync_start = 240 + 2,
H A Dpanel-ilitek-ili9322.c549 .vsync_start = 240 + 4,
562 .vsync_start = 240 + 21,
576 .vsync_start = 240 + 4,
590 .vsync_start = 320 + 4,
603 .vsync_start = 360 + 4,
617 .vsync_start = 480 + 4,
631 .vsync_start = 480 + 4,
H A Dpanel-novatek-nt35560.c67 .vsync_start = 864 + 14,
86 .vsync_start = 864 + 1,
109 .vsync_start = 854 + 14,
128 .vsync_start = 854 + 1,
H A Dpanel-boe-tv101wum-nl6.c1899 .vsync_start = 2000 + 26,
1928 .vsync_start = 2000 + 26,
1957 .vsync_start = 1920 + 10,
1984 .vsync_start = 1920 + 16,
2011 .vsync_start = 1920 + 20,
2038 .vsync_start = 1920 + 34,
2066 .vsync_start = 1920 + 20,
2094 .vsync_start = 1920 + 14,
2121 .vsync_start = 1920 + 116,
2149 .vsync_start = 1920 + 68,
H A Dpanel-innolux-ej030na.c263 .vsync_start = 480 + 102,
275 .vsync_start = 480 + 102,
H A Dpanel-orisetech-ota5601a.c309 .vsync_start = 480 + 7,
322 .vsync_start = 480 + 7,
/openbmc/linux/drivers/gpu/drm/gud/
H A Dgud_internal.h141 dst->vsync_start = cpu_to_le16(src->vsync_start); in gud_from_display_mode()
159 dst->vsync_start = le16_to_cpu(src->vsync_start); in gud_to_display_mode()
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_encoders.c172 unsigned int vover = native_mode->vsync_start - native_mode->vdisplay; in amdgpu_panel_mode_fixup()
174 unsigned int vsync_width = native_mode->vsync_end - native_mode->vsync_start; in amdgpu_panel_mode_fixup()
187 adjusted_mode->vsync_start = native_mode->vdisplay + vover; in amdgpu_panel_mode_fixup()
188 adjusted_mode->vsync_end = adjusted_mode->vsync_start + vsync_width; in amdgpu_panel_mode_fixup()
/openbmc/linux/drivers/gpu/drm/
H A Ddrm_modes.c504 mode->vsync_start = mode->vdisplay + vfp; in fill_analog_mode()
505 mode->vsync_end = mode->vsync_start + vslen; in fill_analog_mode()
764 drm_mode->vsync_start = drm_mode->vdisplay + CVT_MIN_V_PORCH; in drm_cvt_mode()
765 drm_mode->vsync_end = drm_mode->vsync_start + vsync; in drm_cvt_mode()
796 drm_mode->vsync_start = drm_mode->vdisplay + CVT_RB_VFPORCH; in drm_cvt_mode()
797 drm_mode->vsync_end = drm_mode->vsync_start + vsync; in drm_cvt_mode()
995 drm_mode->vsync_start = vdisplay_rnd + vodd_front_porch_lines; in drm_gtf_mode_complex()
996 drm_mode->vsync_end = drm_mode->vsync_start + V_SYNC_RQD; in drm_gtf_mode_complex()
1077 dmode->vsync_start = dmode->vdisplay + vm->vfront_porch; in drm_display_mode_from_videomode()
1078 dmode->vsync_end = dmode->vsync_start + vm->vsync_len; in drm_display_mode_from_videomode()
[all …]
/openbmc/linux/drivers/gpu/drm/msm/dp/
H A Ddp_panel.c378 drm_mode->vsync_start - drm_mode->vdisplay, in dp_panel_timing_cfg()
379 drm_mode->vsync_end - drm_mode->vsync_start); in dp_panel_timing_cfg()
391 data = (drm_mode->vtotal - drm_mode->vsync_start); in dp_panel_timing_cfg()
397 data = drm_mode->vsync_end - drm_mode->vsync_start; in dp_panel_timing_cfg()
441 drm_mode->vsync_start - drm_mode->vdisplay, in dp_panel_init_panel_info()
442 drm_mode->vsync_end - drm_mode->vsync_start); in dp_panel_init_panel_info()
/openbmc/linux/drivers/gpu/drm/msm/disp/mdp4/
H A Dmdp4_dsi_encoder.c67 vsync_len = (mode->vsync_end - mode->vsync_start) * mode->htotal; in mdp4_dsi_encoder_mode_set()
68 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dsi_hsync_skew; in mdp4_dsi_encoder_mode_set()
69 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dsi_hsync_s… in mdp4_dsi_encoder_mode_set()
H A Dmdp4_dtv_encoder.c70 vsync_len = (mode->vsync_end - mode->vsync_start) * mode->htotal; in mdp4_dtv_encoder_mode_set()
71 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dtv_hsync_skew; in mdp4_dtv_encoder_mode_set()
72 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dtv_hsync_s… in mdp4_dtv_encoder_mode_set()
H A Dmdp4_lcdc_encoder.c245 vsync_len = (mode->vsync_end - mode->vsync_start) * mode->htotal; in mdp4_lcdc_encoder_mode_set()
246 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + lcdc_hsync_skew; in mdp4_lcdc_encoder_mode_set()
247 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + lcdc_hsync_… in mdp4_lcdc_encoder_mode_set()
/openbmc/linux/drivers/gpu/drm/imx/dcss/
H A Ddcss-ss.c131 u16 vsync_start, vsync_end; in dcss_ss_sync_set() local
150 vsync_start = vm->vfront_porch - 1; in dcss_ss_sync_set()
154 ((u32)vsync_end << SYNC_END_POS) | vsync_start, in dcss_ss_sync_set()
/openbmc/linux/include/drm/
H A Ddrm_modes.h138 .vsync_start = (vss), .vsync_end = (vse), .vtotal = (vt), \
152 .htotal = (hd), .vdisplay = (vd), .vsync_start = (vd), \
265 u16 vsync_start; member
434 (m)->vdisplay, (m)->vsync_start, (m)->vsync_end, (m)->vtotal, \
/openbmc/linux/drivers/gpu/drm/radeon/
H A Dradeon_encoders.c329 unsigned int vover = native_mode->vsync_start - native_mode->vdisplay; in radeon_panel_mode_fixup()
331 unsigned int vsync_width = native_mode->vsync_end - native_mode->vsync_start; in radeon_panel_mode_fixup()
346 adjusted_mode->vsync_start = native_mode->vdisplay + vover; in radeon_panel_mode_fixup()
347 adjusted_mode->vsync_end = adjusted_mode->vsync_start + vsync_width; in radeon_panel_mode_fixup()
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_vid.c52 || (mode->vsync_start < mode->vdisplay) in drm_mode_to_intf_timing_params()
54 || (mode->vsync_end < mode->vsync_start)) { in drm_mode_to_intf_timing_params()
60 mode->vsync_start, mode->vsync_end, in drm_mode_to_intf_timing_params()
81 timing->v_front_porch = mode->vsync_start - mode->vdisplay; in drm_mode_to_intf_timing_params()
83 timing->vsync_pulse_width = mode->vsync_end - mode->vsync_start; in drm_mode_to_intf_timing_params()
668 fetch_start = mode.vtotal - (mode.vsync_start - mode.vdisplay); in dpu_encoder_phys_vid_get_frame_count()
/openbmc/linux/drivers/gpu/drm/sti/
H A Dsti_vtg.c218 fallsync_top += mode->vsync_end - mode->vsync_start; in vtg_set_hsync_vsync_pos()
224 fallsync_top = mode->vsync_end - mode->vsync_start; in vtg_set_hsync_vsync_pos()
317 u32 start_line = mode.vtotal - mode.vsync_start + 1; in sti_vtg_get_line_number()
/openbmc/linux/drivers/media/platform/xilinx/
H A Dxilinx-vtc.h27 unsigned int vsync_start; member
/openbmc/linux/drivers/gpu/drm/bridge/adv7511/
H A Dadv7533.c37 vsw = mode->vsync_end - mode->vsync_start; in adv7511_dsi_config_timing_gen()
38 vfp = mode->vsync_start - mode->vdisplay; in adv7511_dsi_config_timing_gen()
/openbmc/linux/drivers/gpu/drm/gma500/
H A Doaktrail_lvds.c241 mode->vsync_start = \ in oaktrail_lvds_get_configuration_mode()
245 mode->vsync_start + ((ti->vsync_pulse_width_hi << 4) | \ in oaktrail_lvds_get_configuration_mode()
256 pr_info("VSS is %d\n", mode->vsync_start); in oaktrail_lvds_get_configuration_mode()
/openbmc/linux/drivers/gpu/drm/msm/disp/mdp5/
H A Dmdp5_encoder.c88 vsync_len = (mode->vsync_end - mode->vsync_start) * mode->htotal; in mdp5_vid_encoder_mode_set()
89 display_v_start = (mode->vtotal - mode->vsync_start) * mode->htotal + dtv_hsync_skew; in mdp5_vid_encoder_mode_set()
90 …display_v_end = vsync_period - ((mode->vsync_start - mode->vdisplay) * mode->htotal) + dtv_hsync_s… in mdp5_vid_encoder_mode_set()

12345678