/openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | umc_v8_7.c | 44 uint32_t umc_inst, in get_umc_v8_7_reg_offset() argument 47 return adev->umc.channel_offs*ch_inst + UMC_8_INST_DIST*umc_inst; in get_umc_v8_7_reg_offset() 51 uint32_t umc_inst, uint32_t ch_inst, in umc_v8_7_ecc_info_query_correctable_error_count() argument 58 eccinfo_table_idx = umc_inst * adev->umc.channel_inst_num + ch_inst; in umc_v8_7_ecc_info_query_correctable_error_count() 70 uint32_t umc_inst, uint32_t ch_inst, in umc_v8_7_ecc_info_querry_uncorrectable_error_count() argument 77 eccinfo_table_idx = umc_inst * adev->umc.channel_inst_num + ch_inst; in umc_v8_7_ecc_info_querry_uncorrectable_error_count() 95 uint32_t umc_inst = 0; in umc_v8_7_ecc_info_query_ras_error_count() local 101 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in umc_v8_7_ecc_info_query_ras_error_count() 103 umc_inst, ch_inst, in umc_v8_7_ecc_info_query_ras_error_count() 106 umc_inst, ch_inst, in umc_v8_7_ecc_info_query_ras_error_count() [all …]
|
H A D | umc_v6_7.c | 47 uint32_t umc_inst, in get_umc_v6_7_reg_offset() argument 50 uint32_t index = umc_inst * adev->umc.channel_inst_num + ch_inst; in get_umc_v6_7_reg_offset() 54 umc_inst = index / 4; in get_umc_v6_7_reg_offset() 57 return adev->umc.channel_offs * ch_inst + UMC_V6_7_INST_DIST * umc_inst; in get_umc_v6_7_reg_offset() 95 uint32_t umc_inst, uint32_t ch_inst, in umc_v6_7_ecc_info_query_correctable_error_count() argument 104 umc_inst, ch_inst); in umc_v6_7_ecc_info_query_correctable_error_count() 106 eccinfo_table_idx = umc_inst * adev->umc.channel_inst_num + ch_inst; in umc_v6_7_ecc_info_query_correctable_error_count() 119 adev->umc.channel_idx_tbl[umc_inst * adev->umc.channel_inst_num + ch_inst]; in umc_v6_7_ecc_info_query_correctable_error_count() 137 uint32_t umc_inst, uint32_t ch_inst, in umc_v6_7_ecc_info_querry_uncorrectable_error_count() argument 146 umc_inst, ch_inst); in umc_v6_7_ecc_info_querry_uncorrectable_error_count() [all …]
|
H A D | amdgpu_umc.h | 40 #define LOOP_UMC_INST(umc_inst) for ((umc_inst) = 0; (umc_inst) < adev->umc.umc_inst_num; (umc_inst… argument 42 #define LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) LOOP_UMC_INST((umc_inst)) LOOP_UMC_CH_INST((ch_inst… argument 47 #define LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) \ argument 48 LOOP_UMC_NODE_INST((node_inst)) LOOP_UMC_INST_AND_CH((umc_inst), (ch_inst)) 52 uint32_t umc_inst, uint32_t ch_inst, void *data); 106 uint32_t umc_inst); 112 uint64_t err_addr, uint32_t ch_inst, uint32_t umc_inst);
|
H A D | umc_v8_10.c | 72 uint32_t umc_inst, in get_umc_v8_10_reg_offset() argument 75 return adev->umc.channel_offs * ch_inst + UMC_8_INST_DIST * umc_inst + in get_umc_v8_10_reg_offset() 80 uint32_t node_inst, uint32_t umc_inst, in umc_v8_10_clear_error_count_per_channel() argument 85 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_clear_error_count_per_channel() 144 uint32_t node_inst, uint32_t umc_inst, in umc_v8_10_query_ecc_error_count() argument 149 get_umc_v8_10_reg_offset(adev, node_inst, umc_inst, ch_inst); in umc_v8_10_query_ecc_error_count() 207 uint32_t ch_inst, uint32_t umc_inst, in umc_v8_10_convert_error_address() argument 218 umc_inst * adev->umc.channel_inst_num + in umc_v8_10_convert_error_address() 240 retired_page_addr, channel_index, umc_inst); in umc_v8_10_convert_error_address() 245 uint32_t node_inst, uint32_t umc_inst, in umc_v8_10_query_error_address() argument [all …]
|
H A D | umc_v6_1.c | 88 uint32_t umc_inst, in get_umc_6_reg_offset() argument 91 return adev->umc.channel_offs*ch_inst + UMC_6_INST_DIST*umc_inst; in get_umc_6_reg_offset() 147 uint32_t umc_inst = 0; in umc_v6_1_clear_error_count() local 156 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in umc_v6_1_clear_error_count() 158 umc_inst, in umc_v6_1_clear_error_count() 259 uint32_t umc_inst = 0; in umc_v6_1_query_ras_error_count() local 272 LOOP_UMC_INST_AND_CH(umc_inst, ch_inst) { in umc_v6_1_query_ras_error_count() 274 umc_inst, in umc_v6_1_query_ras_error_count() 299 uint32_t umc_inst) in umc_v6_1_query_error_address() argument 303 …uint32_t channel_index = adev->umc.channel_idx_tbl[umc_inst * adev->umc.channel_inst_num + ch_inst… in umc_v6_1_query_error_address() [all …]
|
H A D | amdgpu_umc.c | 29 uint32_t ch_inst, uint32_t umc_inst) in amdgpu_umc_convert_error_address() argument 34 err_data, err_addr, ch_inst, umc_inst); in amdgpu_umc_convert_error_address() 46 uint64_t err_addr, uint32_t ch_inst, uint32_t umc_inst) in amdgpu_umc_page_retirement_mca() argument 64 ch_inst, umc_inst); in amdgpu_umc_page_retirement_mca() 293 uint32_t umc_inst) in amdgpu_umc_fill_error_record() argument 305 err_rec->mcumc_id = umc_inst; in amdgpu_umc_fill_error_record() 314 uint32_t umc_inst = 0; in amdgpu_umc_loop_channels() local 319 LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) { in amdgpu_umc_loop_channels() 320 ret = func(adev, node_inst, umc_inst, ch_inst, data); in amdgpu_umc_loop_channels() 323 node_inst, umc_inst, ch_inst, ret); in amdgpu_umc_loop_channels() [all …]
|
H A D | umc_v6_7.h | 76 uint32_t ch_inst, uint32_t umc_inst);
|
H A D | amdgpu_ras.c | 3053 uint32_t umc_inst = 0, ch_inst = 0; in amdgpu_bad_page_notifier() local 3086 umc_inst = GET_UMC_INST(m->ipid); in amdgpu_bad_page_notifier() 3090 umc_inst, ch_inst); in amdgpu_bad_page_notifier() 3092 if (!amdgpu_umc_page_retirement_mca(adev, m->addr, ch_inst, umc_inst)) in amdgpu_bad_page_notifier()
|