| /openbmc/linux/drivers/gpu/drm/amd/display/dc/core/ |
| H A D | dc_debug.c | 141 plane_state->tiling_info.gfx8.num_banks, in pre_surface_trace()
142 plane_state->tiling_info.gfx8.bank_width, in pre_surface_trace()
143 plane_state->tiling_info.gfx8.bank_width_c, in pre_surface_trace()
144 plane_state->tiling_info.gfx8.bank_height, in pre_surface_trace()
145 plane_state->tiling_info.gfx8.bank_height_c, in pre_surface_trace()
146 plane_state->tiling_info.gfx8.tile_aspect, in pre_surface_trace()
147 plane_state->tiling_info.gfx8.tile_aspect_c, in pre_surface_trace()
148 plane_state->tiling_info.gfx8.tile_split, in pre_surface_trace()
149 plane_state->tiling_info.gfx8.tile_split_c, in pre_surface_trace()
150 plane_state->tiling_info.gfx8.tile_mode, in pre_surface_trace()
[all …]
|
| H A D | dc_hw_sequencer.c | 842 switch (bottom_pipe_ctx->plane_state->tiling_info.gfx9.swizzle) { in get_surface_tile_visual_confirm_color()
|
| H A D | dc.c | 2432 if (memcmp(&u->plane_info->tiling_info, &u->surface->tiling_info, in get_plane_info_update_type()
2440 if (u->plane_info->tiling_info.gfx9.swizzle != DC_SW_LINEAR) { in get_plane_info_update_type()
2780 surface->tiling_info = in copy_surface_update_to_plane()
2781 srf_update->plane_info->tiling_info; in copy_surface_update_to_plane()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| H A D | amdgpu_dm_plane.c | 181 static void fill_gfx8_tiling_info_from_flags(union dc_tiling_info *tiling_info, in fill_gfx8_tiling_info_from_flags() argument
195 tiling_info->gfx8.num_banks = num_banks; in fill_gfx8_tiling_info_from_flags()
196 tiling_info->gfx8.array_mode = in fill_gfx8_tiling_info_from_flags()
198 tiling_info->gfx8.tile_split = tile_split; in fill_gfx8_tiling_info_from_flags()
199 tiling_info->gfx8.bank_width = bankw; in fill_gfx8_tiling_info_from_flags()
200 tiling_info->gfx8.bank_height = bankh; in fill_gfx8_tiling_info_from_flags()
201 tiling_info->gfx8.tile_aspect = mtaspect; in fill_gfx8_tiling_info_from_flags()
202 tiling_info->gfx8.tile_mode = in fill_gfx8_tiling_info_from_flags()
206 tiling_info->gfx8.array_mode = DC_ARRAY_1D_TILED_THIN1; in fill_gfx8_tiling_info_from_flags()
209 tiling_info->gfx8.pipe_config = in fill_gfx8_tiling_info_from_flags()
[all …]
|
| H A D | amdgpu_dm_plane.h | 47 union dc_tiling_info *tiling_info,
|
| H A D | amdgpu_dm_trace.h | 450 __entry->swizzle = plane_state->tiling_info.gfx9.swizzle;
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_mem_input.c | 101 union dc_tiling_info *tiling_info) in get_mi_tiling() argument
103 switch (tiling_info->gfx8.array_mode) { in get_mi_tiling()
136 union dc_tiling_info *tiling_info, in dce_mi_program_pte_vm() argument
141 enum mi_tiling_format mi_tiling = get_mi_tiling(tiling_info); in dce_mi_program_pte_vm()
633 union dc_tiling_info *tiling_info, in dce_mi_program_surface_config() argument
642 program_tiling(dce_mi, tiling_info); in dce_mi_program_surface_config()
654 union dc_tiling_info *tiling_info, in dce60_mi_program_surface_config() argument
663 program_tiling(dce_mi, tiling_info); in dce60_mi_program_surface_config()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/hw/ |
| H A D | mem_input.h | 144 union dc_tiling_info *tiling_info,
158 union dc_tiling_info *tiling_info,
|
| H A D | hubp.h | 124 union dc_tiling_info *tiling_info,
138 union dc_tiling_info *tiling_info,
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce110/ |
| H A D | dce110_mem_input_v.c | 528 union dc_tiling_info *tiling_info, in get_dvmm_hw_setting() argument
546 switch (tiling_info->gfx8.array_mode) { in get_dvmm_hw_setting()
568 union dc_tiling_info *tiling_info, in dce_mem_input_v_program_pte_vm() argument
572 const unsigned int *pte = get_dvmm_hw_setting(tiling_info, format, false); in dce_mem_input_v_program_pte_vm()
573 const unsigned int *pte_chroma = get_dvmm_hw_setting(tiling_info, format, true); in dce_mem_input_v_program_pte_vm()
641 union dc_tiling_info *tiling_info, in dce_mem_input_v_program_surface_config() argument
650 program_tiling(mem_input110, tiling_info, format); in dce_mem_input_v_program_surface_config()
|
| H A D | dce110_hw_sequencer.c | 2040 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in should_enable_fbc()
2737 &plane_state->tiling_info, in dce110_program_front_end_for_pipe()
2749 &plane_state->tiling_info, in dce110_program_front_end_for_pipe()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| H A D | dcn201_hubp.c | 45 union dc_tiling_info *tiling_info, in hubp201_program_surface_config() argument
53 hubp1_program_tiling(hubp, tiling_info, format); in hubp201_program_surface_config()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dce60/ |
| H A D | dce60_hw_sequencer.c | 105 if (pipe_ctx->plane_state->tiling_info.gfx8.array_mode == DC_ARRAY_LINEAR_GENERAL) in dce60_should_enable_fbc()
319 &plane_state->tiling_info, in dce60_program_front_end_for_pipe()
331 &plane_state->tiling_info, in dce60_program_front_end_for_pipe()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_hubp.c | 398 union dc_tiling_info *tiling_info, in hubp3_program_surface_config() argument
408 hubp3_program_tiling(hubp2, tiling_info, format); in hubp3_program_surface_config()
|
| H A D | dcn30_hubp.h | 267 union dc_tiling_info *tiling_info,
|
| /openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | amdgpu_gem.c | 571 amdgpu_bo_get_tiling_flags(robj, &args->data.tiling_info); in amdgpu_gem_metadata_ioctl()
581 r = amdgpu_bo_set_tiling_flags(robj, args->data.tiling_info); in amdgpu_gem_metadata_ioctl()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_hubp.h | 342 union dc_tiling_info *tiling_info,
|
| H A D | dcn20_hubp.c | 537 union dc_tiling_info *tiling_info, in hubp2_program_surface_config() argument
547 hubp2_program_tiling(hubp2, tiling_info, format); in hubp2_program_surface_config()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_hubp.c | 538 union dc_tiling_info *tiling_info, in hubp1_program_surface_config() argument
546 hubp1_program_tiling(hubp, tiling_info, format); in hubp1_program_surface_config()
|
| H A D | dcn10_hubp.h | 708 union dc_tiling_info *tiling_info,
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/ |
| H A D | dc.h | 1204 union dc_tiling_info tiling_info; member
1263 union dc_tiling_info tiling_info; member
|
| /openbmc/linux/include/uapi/drm/ |
| H A D | amdgpu_drm.h | 420 __u64 tiling_info; member
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/ |
| H A D | dcn32_resource_helpers.c | 374 …if (pipe->plane_state && !disable_unbounded_requesting && pipe->plane_state->tiling_info.gfx9.swiz… in dcn32_set_det_allocations()
|
| H A D | dcn32_resource.c | 1656 memcpy(&phantom_plane->tiling_info, &curr_pipe->plane_state->tiling_info, in dcn32_enable_phantom_plane()
1657 sizeof(phantom_plane->tiling_info)); in dcn32_enable_phantom_plane()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
| H A D | dcn_calcs.c | 339 input->src.sw_mode = pipe->plane_state->tiling_info.gfx9.swizzle; in pipe_ctx_to_e2e_pipe_params()
348 …input->src.macro_tile_size = swizzle_mode_to_macro_tile_size(pipe->plane_state->tiling_info.gfx9.s… in pipe_ctx_to_e2e_pipe_params()
1010 pipe->plane_state->tiling_info.gfx9.swizzle); in dcn_validate_bandwidth()
|