| /openbmc/qemu/target/hexagon/ |
| H A D | translate.c | 1112 hex_gpr[i] = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1119 hex_reg_written[i] = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1124 hex_new_value_usr = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1128 hex_pred[i] = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1132 hex_slot_cancelled = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1134 hex_llsc_addr = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1136 hex_llsc_val = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1142 hex_store_addr[i] = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1147 hex_store_width[i] = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
1152 hex_store_val32[i] = tcg_global_mem_new(tcg_env, in hexagon_translate_init()
[all …]
|
| /openbmc/qemu/target/loongarch/tcg/ |
| H A D | translate.c | 351 cpu_gpr[i] = tcg_global_mem_new(tcg_env, in loongarch_translate_init()
356 cpu_pc = tcg_global_mem_new(tcg_env, offsetof(CPULoongArchState, pc), "pc"); in loongarch_translate_init()
357 cpu_lladdr = tcg_global_mem_new(tcg_env, in loongarch_translate_init()
359 cpu_llval = tcg_global_mem_new(tcg_env, in loongarch_translate_init()
|
| /openbmc/qemu/target/riscv/ |
| H A D | translate.c | 1369 cpu_gpr[i] = tcg_global_mem_new(tcg_env, in riscv_translate_init()
1371 cpu_gprh[i] = tcg_global_mem_new(tcg_env, in riscv_translate_init()
1380 cpu_pc = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, pc), "pc"); in riscv_translate_init()
1381 cpu_vl = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, vl), "vl"); in riscv_translate_init()
1382 cpu_vstart = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, vstart), in riscv_translate_init()
1384 load_res = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, load_res), in riscv_translate_init()
1386 load_val = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, load_val), in riscv_translate_init()
1389 pm_mask = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, cur_pmmask), in riscv_translate_init()
1391 pm_base = tcg_global_mem_new(tcg_env, offsetof(CPURISCVState, cur_pmbase), in riscv_translate_init()
|
| /openbmc/qemu/target/openrisc/ |
| H A D | translate.c | 97 cpu_sr = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
102 cpu_pc = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
104 cpu_ppc = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
106 jmp_pc = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
108 cpu_sr_f = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
110 cpu_sr_cy = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
112 cpu_sr_ov = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
114 cpu_lock_addr = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
117 cpu_lock_value = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
127 cpu_regs[i] = tcg_global_mem_new(tcg_env, in openrisc_translate_init()
|
| /openbmc/qemu/include/tcg/ |
| H A D | tcg-op.h | 54 #define tcg_global_mem_new tcg_global_mem_new_i32 macro
61 #define tcg_global_mem_new tcg_global_mem_new_i64 macro
|
| /openbmc/qemu/target/ppc/ |
| H A D | translate.c | 102 cpu_gpr[i] = tcg_global_mem_new(tcg_env, in ppc_translate_init()
107 cpu_gprh[i] = tcg_global_mem_new(tcg_env, in ppc_translate_init()
113 cpu_nip = tcg_global_mem_new(tcg_env, in ppc_translate_init()
116 cpu_msr = tcg_global_mem_new(tcg_env, in ppc_translate_init()
119 cpu_ctr = tcg_global_mem_new(tcg_env, in ppc_translate_init()
122 cpu_lr = tcg_global_mem_new(tcg_env, in ppc_translate_init()
126 cpu_cfar = tcg_global_mem_new(tcg_env, in ppc_translate_init()
130 cpu_xer = tcg_global_mem_new(tcg_env, in ppc_translate_init()
132 cpu_so = tcg_global_mem_new(tcg_env, in ppc_translate_init()
134 cpu_ov = tcg_global_mem_new(tcg_env, in ppc_translate_init()
[all …]
|
| /openbmc/qemu/target/i386/tcg/ |
| H A D | translate.c | 3589 cpu_cc_dst = tcg_global_mem_new(tcg_env, offsetof(CPUX86State, cc_dst), in tcg_x86_init()
3591 cpu_cc_src = tcg_global_mem_new(tcg_env, offsetof(CPUX86State, cc_src), in tcg_x86_init()
3593 cpu_cc_src2 = tcg_global_mem_new(tcg_env, offsetof(CPUX86State, cc_src2), in tcg_x86_init()
3595 cpu_eip = tcg_global_mem_new(tcg_env, offsetof(CPUX86State, eip), eip_name); in tcg_x86_init()
3598 cpu_regs[i] = tcg_global_mem_new(tcg_env, in tcg_x86_init()
3605 = tcg_global_mem_new(tcg_env, in tcg_x86_init()
|
| /openbmc/qemu/target/tricore/ |
| H A D | translate.c | 8486 cpu_PCXI = tcg_global_mem_new(tcg_env, in tricore_tcg_init_csfr()
8488 cpu_PSW = tcg_global_mem_new(tcg_env, in tricore_tcg_init_csfr()
8490 cpu_PC = tcg_global_mem_new(tcg_env, in tricore_tcg_init_csfr()
8492 cpu_ICR = tcg_global_mem_new(tcg_env, in tricore_tcg_init_csfr()
8502 cpu_gpr_a[i] = tcg_global_mem_new(tcg_env, in tricore_tcg_init()
8507 cpu_gpr_d[i] = tcg_global_mem_new(tcg_env, in tricore_tcg_init()
8513 cpu_PSW_C = tcg_global_mem_new(tcg_env, in tricore_tcg_init()
8516 cpu_PSW_V = tcg_global_mem_new(tcg_env, in tricore_tcg_init()
8519 cpu_PSW_SV = tcg_global_mem_new(tcg_env, in tricore_tcg_init()
8522 cpu_PSW_AV = tcg_global_mem_new(tcg_env, in tricore_tcg_init()
[all …]
|
| /openbmc/qemu/target/m68k/ |
| H A D | translate.c | 91 cpu_dregs[i] = tcg_global_mem_new(tcg_env, in m68k_tcg_init()
95 cpu_aregs[i] = tcg_global_mem_new(tcg_env, in m68k_tcg_init()
106 NULL_QREG = tcg_global_mem_new(tcg_env, -4, "NULL"); in m68k_tcg_init()
107 store_dummy = tcg_global_mem_new(tcg_env, -8, "NULL"); in m68k_tcg_init()
|
| /openbmc/qemu/target/mips/tcg/ |
| H A D | translate.c | 15246 cpu_gpr[i] = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15268 cpu_PC = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15271 cpu_HI[i] = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15274 cpu_LO[i] = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15278 cpu_dspctrl = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15282 bcond = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15284 btarget = tcg_global_mem_new(tcg_env, in mips_tcg_init()
15295 cpu_lladdr = tcg_global_mem_new(tcg_env, offsetof(CPUMIPSState, lladdr), in mips_tcg_init()
15297 cpu_llval = tcg_global_mem_new(tcg_env, offsetof(CPUMIPSState, llval), in mips_tcg_init()
|
| H A D | mxu_translate.c | 620 mxu_gpr[i] = tcg_global_mem_new(tcg_env, in mxu_translate_init()
625 mxu_CR = tcg_global_mem_new(tcg_env, in mxu_translate_init()
|
| /openbmc/qemu/target/microblaze/ |
| H A D | translate.c | 1875 tcg_global_mem_new(tcg_env, offsetof(CPUMBState, res_addr), "res_addr"); in mb_tcg_init()
|
| /openbmc/qemu/target/sparc/ |
| H A D | translate.c | 5868 *rtl[i].ptr = tcg_global_mem_new(tcg_env, rtl[i].off, rtl[i].name); in sparc_tcg_init()
5873 cpu_regs[i] = tcg_global_mem_new(tcg_env, in sparc_tcg_init()
5879 cpu_regs[i] = tcg_global_mem_new(cpu_regwptr, in sparc_tcg_init()
|
| /openbmc/qemu/target/hppa/ |
| H A D | translate.c | 302 cpu_gr[i] = tcg_global_mem_new(tcg_env, in hppa_translate_init()
317 *v->var = tcg_global_mem_new(tcg_env, v->ofs, v->name); in hppa_translate_init()
|
| /openbmc/qemu/target/s390x/tcg/ |
| H A D | translate.c | 220 regs[i] = tcg_global_mem_new(tcg_env, in s390x_translate_init()
|