Home
last modified time | relevance | path

Searched refs:tcg_gen_concat_tl_i64 (Results 1 – 13 of 13) sorted by relevance

/openbmc/qemu/include/tcg/
H A Dtcg-op.h229 #define tcg_gen_concat_tl_i64 tcg_gen_concat32_i64 macro
347 #define tcg_gen_concat_tl_i64 tcg_gen_concat_i32_i64
/openbmc/qemu/target/riscv/insn_trans/
H A Dtrans_rvk.c.inc203 tcg_gen_concat_tl_i64(t0, src1, src2);
258 tcg_gen_concat_tl_i64(t0, src1, src2);
H A Dtrans_rvzacas.c.inc42 tcg_gen_concat_tl_i64(t, cpu_gpr[reg_num], cpu_gpr[reg_num + 1]);
H A Dtrans_rvzfa.c.inc427 tcg_gen_concat_tl_i64(cpu_fpr[a->rd], src1, src2);
/openbmc/qemu/target/loongarch/tcg/insn_trans/
H A Dtrans_bit.c.inc21 tcg_gen_concat_tl_i64(dest, src1, src2);
/openbmc/qemu/target/i386/tcg/
H A Dtranslate.c1465 tcg_gen_concat_tl_i64(s->T0, s->T0, s->T1); in gen_shiftd_rm_T1()
1469 tcg_gen_concat_tl_i64(s->T0, s->T1, s->T0); in gen_shiftd_rm_T1()
3104 tcg_gen_concat_tl_i64(s->tmp1_i64, cpu_regs[R_EAX], in gen_multi0F()
3275 tcg_gen_concat_tl_i64(s->tmp1_i64, cpu_regs[R_EAX], in gen_multi0F()
H A Demit.c.inc1838 tcg_gen_concat_tl_i64(cmp, cpu_regs[R_EAX], cpu_regs[R_EDX]);
1839 tcg_gen_concat_tl_i64(val, cpu_regs[R_EBX], cpu_regs[R_ECX]);
4739 tcg_gen_concat_tl_i64(features, cpu_regs[R_EAX], cpu_regs[R_EDX]);
4754 tcg_gen_concat_tl_i64(features, cpu_regs[R_EAX], cpu_regs[R_EDX]);
4762 tcg_gen_concat_tl_i64(features, cpu_regs[R_EAX], cpu_regs[R_EDX]);
/openbmc/qemu/target/mips/tcg/
H A Dnanomips_translate.c.inc1036 tcg_gen_concat_tl_i64(tval, tmp2, tmp1);
1038 tcg_gen_concat_tl_i64(tval, tmp1, tmp2);
1817 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
1872 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
1933 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
1974 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]);
H A Dtranslate.c3342 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); in gen_muldiv()
3358 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); in gen_muldiv()
3372 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); in gen_muldiv()
3388 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); in gen_muldiv()
3483 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); in gen_mul_txx9()
3505 tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); in gen_mul_txx9()
4788 tcg_gen_concat_tl_i64(t2, t1, t0); in gen_align_bits()
H A Dmxu_translate.c4382 tcg_gen_concat_tl_i64(t3, t1, t0); in gen_mxu_s32madd_sub()
/openbmc/qemu/target/sparc/
H A Dtranslate.c2323 tcg_gen_concat_tl_i64(t64, lo, hi); in gen_stda_asi()
2325 tcg_gen_concat_tl_i64(t64, hi, lo); in gen_stda_asi()
2343 tcg_gen_concat_tl_i64(t8, lo, hi); in gen_stda_asi()
2362 tcg_gen_concat_tl_i64(t64, lo, hi); in gen_stda_asi()
2364 tcg_gen_concat_tl_i64(t64, hi, lo); in gen_stda_asi()
3814 tcg_gen_concat_tl_i64(t1, gen_load_gpr(dc, a->rs1), cpu_y); in trans_UDIV()
/openbmc/qemu/target/ppc/translate/
H A Dspe-impl.c.inc21 tcg_gen_concat_tl_i64(tmp, cpu_gpr[rA(ctx->opcode)],
34 tcg_gen_concat_tl_i64(t, cpu_gpr[reg], cpu_gprh[reg]);
/openbmc/qemu/target/riscv/
H A Dtranslate.c480 tcg_gen_concat_tl_i64(t, cpu_gpr[reg_num], cpu_gpr[reg_num + 1]); in get_fpr_d()