Home
last modified time | relevance | path

Searched refs:tc_cfg (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/drivers/net/ethernet/qlogic/qlcnic/
H A Dqlcnic_dcb.c155 struct qlcnic_dcb_tc_cfg tc_cfg[QLC_DCB_MAX_TC]; member
659 struct qlcnic_dcb_tc_cfg *tc_cfg; in qlcnic_dcb_fill_cee_tc_params() local
664 tc_cfg = &type->tc_cfg[tc]; in qlcnic_dcb_fill_cee_tc_params()
665 tc_cfg->valid = true; in qlcnic_dcb_fill_cee_tc_params()
666 tc_cfg->up_tc_map |= QLC_DCB_GET_MAP(i); in qlcnic_dcb_fill_cee_tc_params()
670 tc_cfg->prio_cfg[i].valid = true; in qlcnic_dcb_fill_cee_tc_params()
671 tc_cfg->prio_cfg[i].pfc_type = QLC_PFC_FULL; in qlcnic_dcb_fill_cee_tc_params()
679 tc_cfg->pgid = pgid; in qlcnic_dcb_fill_cee_tc_params()
681 tc_cfg->prio_type = QLC_PRIO_LINK; in qlcnic_dcb_fill_cee_tc_params()
682 type->pg_cfg[tc_cfg->pgid].prio_count++; in qlcnic_dcb_fill_cee_tc_params()
[all …]
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_cmd.c332 struct dpu_hw_tear_check tc_cfg = { 0 }; in dpu_encoder_phys_cmd_tearcheck_config() local
375 tc_cfg.vsync_count = vsync_hz / in dpu_encoder_phys_cmd_tearcheck_config()
382 tc_cfg.hw_vsync_mode = 1; in dpu_encoder_phys_cmd_tearcheck_config()
383 tc_cfg.sync_cfg_height = mode->vtotal * 2; in dpu_encoder_phys_cmd_tearcheck_config()
384 tc_cfg.vsync_init_val = mode->vdisplay; in dpu_encoder_phys_cmd_tearcheck_config()
385 tc_cfg.sync_threshold_start = DEFAULT_TEARCHECK_SYNC_THRESH_START; in dpu_encoder_phys_cmd_tearcheck_config()
386 tc_cfg.sync_threshold_continue = DEFAULT_TEARCHECK_SYNC_THRESH_CONTINUE; in dpu_encoder_phys_cmd_tearcheck_config()
387 tc_cfg.start_pos = mode->vdisplay; in dpu_encoder_phys_cmd_tearcheck_config()
388 tc_cfg.rd_ptr_irq = mode->vdisplay + 1; in dpu_encoder_phys_cmd_tearcheck_config()
395 tc_enable, tc_cfg.start_pos, tc_cfg.rd_ptr_irq); in dpu_encoder_phys_cmd_tearcheck_config()
[all …]
/openbmc/linux/drivers/net/ethernet/intel/ice/
H A Dice_lib.c1021 if (!vsi->tc_cfg.numtc) { in ice_vsi_setup_q_map()
1023 vsi->tc_cfg.numtc = 1; in ice_vsi_setup_q_map()
1024 vsi->tc_cfg.ena_tc = 1; in ice_vsi_setup_q_map()
1027 num_rxq_per_tc = min_t(u16, qcount_rx / vsi->tc_cfg.numtc, ICE_MAX_RXQS_PER_TC); in ice_vsi_setup_q_map()
1030 num_txq_per_tc = qcount_tx / vsi->tc_cfg.numtc; in ice_vsi_setup_q_map()
1049 if (!(vsi->tc_cfg.ena_tc & BIT(i))) { in ice_vsi_setup_q_map()
1051 vsi->tc_cfg.tc_info[i].qoffset = 0; in ice_vsi_setup_q_map()
1052 vsi->tc_cfg.tc_info[i].qcount_rx = 1; in ice_vsi_setup_q_map()
1053 vsi->tc_cfg.tc_info[i].qcount_tx = 1; in ice_vsi_setup_q_map()
1054 vsi->tc_cfg in ice_vsi_setup_q_map()
[all...]
H A Dice_dcb_lib.c43 if (vsi->tc_cfg.ena_tc & BIT(i)) in ice_is_pfc_causing_hung_q()
48 if (ice_find_q_in_range(vsi->tc_cfg.tc_info[tc].qoffset, in ice_is_pfc_causing_hung_q()
49 vsi->tc_cfg.tc_info[tc + 1].qoffset, in ice_is_pfc_causing_hung_q()
186 vsi->tc_cfg.ena_tc = ice_dcb_get_ena_tc(cfg); in ice_vsi_set_dcb_tc_cfg()
187 vsi->tc_cfg.numtc = ice_dcb_get_num_tc(cfg); in ice_vsi_set_dcb_tc_cfg()
190 vsi->tc_cfg.ena_tc = BIT(ice_get_first_droptc(vsi)); in ice_vsi_set_dcb_tc_cfg()
191 vsi->tc_cfg.numtc = 1; in ice_vsi_set_dcb_tc_cfg()
196 vsi->tc_cfg.ena_tc = ICE_DFLT_TRAFFIC_CLASS; in ice_vsi_set_dcb_tc_cfg()
197 vsi->tc_cfg.numtc = 1; in ice_vsi_set_dcb_tc_cfg()
236 if (!(vsi->tc_cfg.ena_tc & BIT(n))) in ice_vsi_cfg_dcb_rings()
[all …]
H A Dice_dcb_lib.h71 vsi->tc_cfg.ena_tc = ICE_DFLT_TRAFFIC_CLASS; in ice_vsi_set_dcb_tc_cfg()
72 vsi->tc_cfg.numtc = 1; in ice_vsi_set_dcb_tc_cfg()
H A Dice.h409 struct ice_tc_cfg tc_cfg;
870 if (vsi->tc_cfg.numtc > ICE_CHNL_START_TC && in ice_is_adq_active()
408 struct ice_tc_cfg tc_cfg; global() member
H A Dice_idc.c90 status = ice_cfg_vsi_rdma(vsi->port_info, vsi->idx, vsi->tc_cfg.ena_tc, in ice_add_rdma_qset()
H A Dice_main.c2744 for (i = 0; i < vsi->tc_cfg.numtc; i++) in ice_prepare_xdp_rings()
2747 status = ice_cfg_vsi_lan(vsi->port_info, vsi->idx, vsi->tc_cfg.ena_tc, in ice_prepare_xdp_rings()
2853 for (i = 0; i < vsi->tc_cfg.numtc; i++) in ice_destroy_xdp_rings()
2859 return ice_cfg_vsi_lan(vsi->port_info, vsi->idx, vsi->tc_cfg.ena_tc, in ice_vsi_rx_napi_schedule()
4006 if (vsi->tc_cfg.ena_tc & BIT(i)) in ice_vsi_recfg_qs()
4008 vsi->tc_cfg.tc_info[i].netdev_tc, in ice_vsi_recfg_qs()
4009 vsi->tc_cfg.tc_info[i].qcount_tx, in ice_vsi_recfg_qs()
4010 vsi->tc_cfg.tc_info[i].qoffset);
4459 ice_vsi_cfg_netdev_tc(vsi, vsi->tc_cfg.ena_tc);
7161 ice_vsi_cfg_netdev_tc(vsi, vsi->tc_cfg in ice_vsi_open()
[all...]
H A Dice_ethtool.c3461 if (new_rx < vsi->tc_cfg.numtc) { in ice_set_channels()
3463 vsi->tc_cfg.numtc); in ice_set_channels()
3466 if (new_tx < vsi->tc_cfg.numtc) { in ice_set_channels()
3468 vsi->tc_cfg.numtc); in ice_set_channels()
H A Dice_base.c265 return ring->q_index - vsi->tc_cfg.tc_info[tc].qoffset; in ice_calc_txq_handle()
H A Dice_vf_lib.c466 vsi->idx, vsi->tc_cfg.ena_tc); in ice_vf_rebuild_aggregator_node_cfg()
H A Dice_dcb_nl.c1070 if (tc_map & vsi->tc_cfg.ena_tc) { in ice_dcbnl_set_all()
/openbmc/linux/drivers/counter/
H A Dmicrochip-tcb-capture.c25 const struct atmel_tcb_config *tc_cfg; member
100 if (!priv->tc_cfg->has_gclk) in mchp_tc_count_function_write()
109 if (!priv->tc_cfg->has_qdec) in mchp_tc_count_function_write()
371 priv->tc_cfg = tcb_config; in mchp_tc_probe()
/openbmc/linux/drivers/net/ethernet/hisilicon/hns/
H A Dhns_dsaf_main.c1275 u32 tc_cfg; in hns_dsaf_inode_init() local
1279 tc_cfg = HNS_DSAF_I4TC_CFG; in hns_dsaf_inode_init()
1281 tc_cfg = HNS_DSAF_I8TC_CFG; in hns_dsaf_inode_init()
1316 dsaf_write_dev(dsaf_dev, reg, tc_cfg); in hns_dsaf_inode_init()
/openbmc/u-boot/include/fsl-mc/
H A Dfsl_dpni.h480 } tc_cfg[DPNI_MAX_TC]; member