Home
last modified time | relevance | path

Searched refs:t_faw (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_training.c1626 u32 refresh_interval_cnt, t_hclk, t_refi, t_faw, t_pd, t_xpdll; in ddr3_tip_set_timing() local
1645 t_faw = mv_ddr_speed_bin_timing_get(speed_bin_index, SPEED_BIN_TFAW1K); in ddr3_tip_set_timing()
1646 t_faw = time_to_nclk(t_faw, t_ckclk); in ddr3_tip_set_timing()
1647 t_faw = GET_MAX_VALUE(20, t_faw); in ddr3_tip_set_timing()
1649 t_faw = mv_ddr_speed_bin_timing_get(speed_bin_index, SPEED_BIN_TFAW2K); in ddr3_tip_set_timing()
1650 t_faw = time_to_nclk(t_faw, t_ckclk); in ddr3_tip_set_timing()
1651 t_faw = GET_MAX_VALUE(28, t_faw); in ddr3_tip_set_timing()
1747 SDRAM_ADDR_CTRL_REG, (t_faw - 1) << T_FAW_OFFS, in ddr3_tip_set_timing()
/openbmc/u-boot/arch/arm/mach-keystone/
H A Dddr3_spd.c110 u32 t_faw; member
237 spd->t_faw = (((buf->tfaw_msb << 8) | buf->tfaw_min) * mtb) / spd->t_ck; in ddrtimingcalculation()
332 (spd->t_faw & 0x3f) << 5 | (spd->t_mod & 0x7) << 2 | in init_ddr3param()