Searched refs:tWTR (Results 1 – 17 of 17) sorted by relevance
| /openbmc/linux/drivers/memory/ |
| H A D | jedec_ddr_data.c | 42 .tWTR = 10000,
63 .tWTR = 7500,
84 .tWTR = 7500,
105 .tWTR = 7500,
126 .tWTR = 2,
|
| H A D | jedec_ddr.h | 155 u32 tWTR; member
179 u32 tWTR; member
235 u32 tWTR; member
264 u32 tWTR; member
|
| H A D | of_memory.c | 43 ret |= of_property_read_u32(np, "tWTR-min-tck", &min->tWTR); in of_get_min_tck()
75 ret |= of_property_read_u32(np, "tWTR", &tim->tWTR); in of_do_get_timings()
182 ret |= of_property_read_u32(np, "tWTR-min-tck", &min->tWTR); in of_lpddr3_get_min_tck()
228 ret |= of_property_read_u32(np, "tWTR", &tim->tWTR); in of_lpddr3_do_get_timings()
|
| /openbmc/linux/arch/arm/boot/dts/ti/omap/ |
| H A D | elpida_ecb240abacn.dtsi | 17 tWTR-min-tck = <2>;
33 tWTR = <7500>;
55 tWTR = <10000>;
|
| /openbmc/u-boot/arch/arm/mach-sunxi/ |
| H A D | dram_sun9i.c | 122 struct dram_sun9i_timing tWTR; member
385 const u32 tWTR = MAX(para->tWTR.ck, PS2CYCLES_ROUNDUP(para->tWTR.ps)); in mctl_channel_init() local
518 #define WR2PRE (MCTL_BL/2 + CWL + tWTR) in mctl_channel_init()
520 #define WR2RD (MCTL_BL/2 + CWL + tWTR) in mctl_channel_init()
642 (tRCD << 12) | (tRP << 8) | (tWTR << 4) | (tRTP << 0), in mctl_channel_init()
895 .tWTR = { .ck = 4, .ps = 7500 }, in sunxi_dram_init()
|
| /openbmc/u-boot/arch/arm/mach-omap2/omap5/ |
| H A D | emif.c | 61 .tWTR = 2,
|
| H A D | sdram.c | 642 .tWTR = 2,
|
| /openbmc/u-boot/arch/arm/mach-omap2/omap4/ |
| H A D | emif.c | 84 .tWTR = 2,
|
| H A D | sdram_elpida.c | 266 .tWTR = 2,
|
| /openbmc/u-boot/board/tbs/tbs2910/ |
| H A D | tbs2910.cfg | 83 /* tDLLK=0x1ff+1,tRTP=3+1,tWTR=3+1,tRRD=3+1 */
|
| /openbmc/linux/drivers/memory/samsung/ |
| H A D | exynos5422-dmc.c | 1087 val = dmc->timings->tWTR / clk_period_ps; in create_timings_aligned()
1088 val += dmc->timings->tWTR % clk_period_ps ? 1 : 0; in create_timings_aligned()
1089 val = max(val, dmc->min_tck->tWTR); in create_timings_aligned()
|
| /openbmc/linux/arch/arm/boot/dts/samsung/ |
| H A D | exynos5422-odroid-core.dtsi | 348 tWTR-min-tck = <2>;
374 tWTR = <3750>;
|
| /openbmc/u-boot/board/buffalo/lsxl/ |
| H A D | kwbimage-lschl.cfg | 59 # bit19-16: 2, 3 cyle tWTR
|
| H A D | kwbimage-lsxhl.cfg | 59 # bit19-16: 2, 3 cyle tWTR
|
| /openbmc/u-boot/board/d-link/dns325/ |
| H A D | kwbimage.cfg | 56 # bit19-16: 2, 3 cyle tWTR
|
| /openbmc/u-boot/arch/arm/include/asm/ |
| H A D | emif.h | 1176 u32 tWTR; member
|
| /openbmc/u-boot/arch/arm/mach-omap2/ |
| H A D | emif-common.c | 687 val = max(min_tck->tWTR, ns_x2_2_cycles(timings->tWTRx2)) - 1; in get_sdram_tim_1_reg()
|