Home
last modified time | relevance | path

Searched refs:sync_width (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/arch/powerpc/include/asm/
H A Dps3gpu.h59 u64 ioif_offset, u64 sync_width, u64 pitch) in lv1_gpu_fb_blit() argument
63 ddr_offset, ioif_offset, sync_width, in lv1_gpu_fb_blit()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_panel.c469 u32 border, sync_pos, blank_width, sync_width; in centre_horizontally() local
472 sync_width = adjusted_mode->crtc_hsync_end - adjusted_mode->crtc_hsync_start; in centre_horizontally()
474 sync_pos = (blank_width - sync_width + 1) / 2; in centre_horizontally()
484 adjusted_mode->crtc_hsync_end = adjusted_mode->crtc_hsync_start + sync_width; in centre_horizontally()
491 u32 border, sync_pos, blank_width, sync_width; in centre_vertically() local
494 sync_width = adjusted_mode->crtc_vsync_end - adjusted_mode->crtc_vsync_start; in centre_vertically()
496 sync_pos = (blank_width - sync_width + 1) / 2; in centre_vertically()
505 adjusted_mode->crtc_vsync_end = adjusted_mode->crtc_vsync_start + sync_width; in centre_vertically()
/openbmc/u-boot/drivers/video/tegra124/
H A Ddisplay.c64 &disp_ctrl->disp.sync_width); in update_display_mode()
166 dc_reg_ctx[i++] = readl(&disp_ctrl->disp.sync_width); in tegra_dc_sor_disable_win_short_raster()
168 &disp_ctrl->disp.sync_width); in tegra_dc_sor_disable_win_short_raster()
202 writel(dc_reg_ctx[i++], &disp_ctrl->disp.sync_width); in tegra_dc_sor_restore_win_and_raster()
/openbmc/linux/drivers/gpu/drm/mediatek/
H A Dmtk_dpi.c106 u32 sync_width; member
187 mtk_dpi_mask(dpi, DPI_TGEN_HWIDTH, sync->sync_width << HPW, in mtk_dpi_config_hsync()
203 sync->sync_width << VSYNC_WIDTH_SHIFT, in mtk_dpi_config_vsync()
561 hsync.sync_width = vm.hsync_len / dpi->conf->pixels_per_iter; in mtk_dpi_set_display_mode()
566 vsync_lodd.sync_width = vm.vsync_len; in mtk_dpi_set_display_mode()
/openbmc/u-boot/arch/arm/include/asm/arch-tegra/
H A Ddc.h184 uint sync_width; /* _DISP_SYNC_WIDTH_0 */ member
/openbmc/u-boot/drivers/video/
H A Dtegra.c111 writel(dt->hsync_len.typ | dt->vsync_len.typ << 16, &disp->sync_width); in update_display_mode()