Home
last modified time | relevance | path

Searched refs:set_drr (Results 1 – 25 of 28) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_init.c61 .set_drr = dcn10_set_drr,
H A Ddcn10_hw_sequencer.c1054 if (pipe_ctx->stream_res.tg->funcs->set_drr) in dcn10_reset_back_end_for_pipe()
1055 pipe_ctx->stream_res.tg->funcs->set_drr( in dcn10_reset_back_end_for_pipe()
3143 if (pipe_ctx[i]->stream_res.tg->funcs->set_drr) in dcn10_set_drr()
3144 pipe_ctx[i]->stream_res.tg->funcs->set_drr( in dcn10_set_drr()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/
H A Ddcn201_init.c63 .set_drr = dcn10_set_drr,
H A Ddcn201_optc.c168 .set_drr = optc1_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn301/
H A Ddcn301_init.c69 .set_drr = dcn10_set_drr,
H A Ddcn301_optc.c142 .set_drr = optc301_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn21/
H A Ddcn21_init.c64 .set_drr = dcn10_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/
H A Ddcn20_init.c64 .set_drr = dcn10_set_drr,
H A Ddcn20_optc.c546 .set_drr = optc1_set_drr,
H A Ddcn20_hwseq.c791 if (pipe_ctx->stream_res.tg->funcs->set_drr) in dcn20_enable_stream_timing()
792 pipe_ctx->stream_res.tg->funcs->set_drr( in dcn20_enable_stream_timing()
2540 if (pipe_ctx->stream_res.tg->funcs->set_drr) in dcn20_reset_back_end_for_pipe()
2541 pipe_ctx->stream_res.tg->funcs->set_drr( in dcn20_reset_back_end_for_pipe()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn31/
H A Ddcn31_init.c68 .set_drr = dcn10_set_drr,
H A Ddcn31_optc.c266 .set_drr = optc31_set_drr,
H A Ddcn31_hwseq.c529 if (pipe_ctx->stream_res.tg->funcs->set_drr) in dcn31_reset_back_end_for_pipe()
530 pipe_ctx->stream_res.tg->funcs->set_drr( in dcn31_reset_back_end_for_pipe()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/
H A Ddcn30_init.c65 .set_drr = dcn10_set_drr,
H A Ddcn30_optc.c350 .set_drr = optc1_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn314/
H A Ddcn314_init.c70 .set_drr = dcn10_set_drr,
H A Ddcn314_optc.c228 .set_drr = optc31_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/
H A Ddcn32_init.c66 .set_drr = dcn10_set_drr,
H A Ddcn32_optc.c302 .set_drr = optc32_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce80/
H A Ddce80_timing_generator.c211 .set_drr = dce110_timing_generator_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce60/
H A Ddce60_timing_generator.c230 .set_drr = dce110_timing_generator_set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dtiming_generator.h238 void (*set_drr)(struct timing_generator *tg, const struct drr_params *params); member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce110/
H A Ddce110_hw_sequencer.c1555 if (pipe_ctx->stream_res.tg->funcs->set_drr) in apply_single_controller_ctx_to_hw()
1556 pipe_ctx->stream_res.tg->funcs->set_drr( in apply_single_controller_ctx_to_hw()
1910 static void set_drr(struct pipe_ctx **pipe_ctx, in set_drr() function
1928 pipe_ctx[i]->stream_res.tg->funcs->set_drr( in set_drr()
3160 .set_drr = set_drr,
/openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/
H A Dhw_sequencer.h249 void (*set_drr)(struct pipe_ctx **pipe_ctx, int num_pipes, member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_timing_generator.c1192 .set_drr = dce120_timing_generator_set_drr,

12