Home
last modified time | relevance | path

Searched refs:reg_val_offs (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_gfx.c927 uint32_t seq, reg_val_offs = 0, value = 0; in amdgpu_kiq_rreg() local
940 if (amdgpu_device_wb_get(adev, &reg_val_offs)) { in amdgpu_kiq_rreg()
948 amdgpu_ring_emit_rreg(ring, reg, reg_val_offs); in amdgpu_kiq_rreg()
979 value = adev->wb.wb[reg_val_offs]; in amdgpu_kiq_rreg()
980 amdgpu_device_wb_free(adev, reg_val_offs); in amdgpu_kiq_rreg()
988 if (reg_val_offs) in amdgpu_kiq_rreg()
989 amdgpu_device_wb_free(adev, reg_val_offs); in amdgpu_kiq_rreg()
H A Damdgpu_virt.h237 uint32_t reg_val_offs; member
H A Dgfx_v9_0.c3927 uint32_t seq, reg_val_offs = 0; in gfx_v9_0_kiq_read_clock() local
3935 if (amdgpu_device_wb_get(adev, &reg_val_offs)) { in gfx_v9_0_kiq_read_clock()
3948 reg_val_offs * 4)); in gfx_v9_0_kiq_read_clock()
3950 reg_val_offs * 4)); in gfx_v9_0_kiq_read_clock()
3981 value = (uint64_t)adev->wb.wb[reg_val_offs] | in gfx_v9_0_kiq_read_clock()
3982 (uint64_t)adev->wb.wb[reg_val_offs + 1 ] << 32ULL; in gfx_v9_0_kiq_read_clock()
3983 amdgpu_device_wb_free(adev, reg_val_offs); in gfx_v9_0_kiq_read_clock()
3991 if (reg_val_offs) in gfx_v9_0_kiq_read_clock()
3992 amdgpu_device_wb_free(adev, reg_val_offs); in gfx_v9_0_kiq_read_clock()
5641 uint32_t reg_val_offs) in gfx_v9_0_ring_emit_rreg() argument
[all …]
H A Damdgpu_ring.h219 uint32_t reg_val_offs);
H A Dgfx_v9_4_3.c2651 uint32_t reg_val_offs) in gfx_v9_4_3_ring_emit_rreg() argument
2662 reg_val_offs * 4)); in gfx_v9_4_3_ring_emit_rreg()
2664 reg_val_offs * 4)); in gfx_v9_4_3_ring_emit_rreg()
H A Dgfx_v11_0.c5639 uint32_t reg_val_offs) in gfx_v11_0_ring_emit_rreg() argument
5650 reg_val_offs * 4)); in gfx_v11_0_ring_emit_rreg()
5652 reg_val_offs * 4)); in gfx_v11_0_ring_emit_rreg()
H A Dgfx_v8_0.c6358 uint32_t reg_val_offs) in gfx_v8_0_ring_emit_rreg() argument
6369 reg_val_offs * 4)); in gfx_v8_0_ring_emit_rreg()
6371 reg_val_offs * 4)); in gfx_v8_0_ring_emit_rreg()
H A Dgfx_v10_0.c8678 uint32_t reg_val_offs) in gfx_v10_0_ring_emit_rreg() argument
8689 reg_val_offs * 4)); in gfx_v10_0_ring_emit_rreg()
8691 reg_val_offs * 4)); in gfx_v10_0_ring_emit_rreg()