Home
last modified time | relevance | path

Searched refs:ptw (Results 1 – 5 of 5) sorted by relevance

/openbmc/qemu/target/arm/
H A Dptw.c76 static bool get_phys_addr_nogpc(CPUARMState *env, S1Translate *ptw,
82 static bool get_phys_addr_gpc(CPUARMState *env, S1Translate *ptw,
565 static bool S1_ptw_translate(CPUARMState *env, S1Translate *ptw, in S1_ptw_translate() argument
568 ARMMMUIdx mmu_idx = ptw->in_mmu_idx; in S1_ptw_translate()
569 ARMMMUIdx s2_mmu_idx = ptw->in_ptw_idx; in S1_ptw_translate()
572 ptw->out_virt = addr; in S1_ptw_translate()
574 if (unlikely(ptw->in_debug)) { in S1_ptw_translate()
579 ARMSecuritySpace s2_space = S2_security_space(ptw->in_space, s2_mmu_idx); in S1_ptw_translate()
592 ptw->out_phys = s2.f.phys_addr; in S1_ptw_translate()
594 ptw->out_host = NULL; in S1_ptw_translate()
[all …]
H A Dmeson.build26 'ptw.c',
/openbmc/qemu/target/mips/tcg/sysemu/
H A Dtlb_helper.c701 int ptw = (env->CP0_PWSize >> CP0PS_PTW) & 0x3F; in page_table_walk_refill() local
731 int ptindex = (address >> pf_ptw) & ((1 << ptw) - 1); in page_table_walk_refill()
/openbmc/linux/arch/x86/events/intel/
H A Dpt.c113 PMU_FORMAT_ATTR(ptw, "config:12" );
/openbmc/linux/tools/perf/Documentation/
H A Dperf-intel-pt.txt470 ptw Enable PTWRITE packets which are produced when a ptwrite instruction
955 recorded only if the "ptw" config term was used. Refer to the config terms