Home
last modified time | relevance | path

Searched refs:provided_clocks (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_28nm_8960.c384 static int pll_28nm_register(struct dsi_pll_28nm *pll_28nm, struct clk_hw **provided_clocks) in pll_28nm_register() argument
434 provided_clocks[DSI_BYTE_PLL_CLK] = &bytediv->hw; in pll_28nm_register()
444 provided_clocks[DSI_PIXEL_PLL_CLK] = hw; in pll_28nm_register()
464 ret = pll_28nm_register(pll_28nm, phy->provided_clocks->hws); in dsi_pll_28nm_8960_init()
H A Ddsi_phy.c629 phy->provided_clocks = devm_kzalloc(dev, in dsi_phy_driver_probe()
630 struct_size(phy->provided_clocks, hws, NUM_PROVIDED_CLKS), in dsi_phy_driver_probe()
632 if (!phy->provided_clocks) in dsi_phy_driver_probe()
635 phy->provided_clocks->num = NUM_PROVIDED_CLKS; in dsi_phy_driver_probe()
713 phy->provided_clocks); in dsi_phy_driver_probe()
H A Ddsi_phy_28nm.c598 static int pll_28nm_register(struct dsi_pll_28nm *pll_28nm, struct clk_hw **provided_clocks) in pll_28nm_register() argument
650 provided_clocks[DSI_PIXEL_PLL_CLK] = hw; in pll_28nm_register()
667 provided_clocks[DSI_BYTE_PLL_CLK] = hw; in pll_28nm_register()
687 ret = pll_28nm_register(pll_28nm, phy->provided_clocks->hws); in dsi_pll_28nm_init()
H A Ddsi_phy.h121 struct clk_hw_onecell_data *provided_clocks; member
H A Ddsi_phy_10nm.c575 static int pll_10nm_register(struct dsi_pll_10nm *pll_10nm, struct clk_hw **provided_clocks) in pll_10nm_register() argument
635 provided_clocks[DSI_BYTE_PLL_CLK] = hw; in pll_10nm_register()
681 provided_clocks[DSI_PIXEL_PLL_CLK] = hw; in pll_10nm_register()
708 ret = pll_10nm_register(pll_10nm, phy->provided_clocks->hws); in dsi_pll_10nm_init()
H A Ddsi_phy_14nm.c804 static int pll_14nm_register(struct dsi_pll_14nm *pll_14nm, struct clk_hw **provided_clocks) in pll_14nm_register() argument
845 provided_clocks[DSI_BYTE_PLL_CLK] = hw; in pll_14nm_register()
869 provided_clocks[DSI_PIXEL_PLL_CLK] = hw; in pll_14nm_register()
895 ret = pll_14nm_register(pll_14nm, phy->provided_clocks->hws); in dsi_pll_14nm_init()
H A Ddsi_phy_7nm.c634 static int pll_7nm_register(struct dsi_pll_7nm *pll_7nm, struct clk_hw **provided_clocks) in pll_7nm_register() argument
695 provided_clocks[DSI_BYTE_PLL_CLK] = hw; in pll_7nm_register()
759 provided_clocks[DSI_PIXEL_PLL_CLK] = hw; in pll_7nm_register()
786 ret = pll_7nm_register(pll_7nm, phy->provided_clocks->hws); in dsi_pll_7nm_init()