Home
last modified time | relevance | path

Searched refs:pll_con3 (Results 1 – 1 of 1) sorted by relevance

/openbmc/linux/drivers/clk/samsung/
H A Dclk-pll.c437 u32 mdiv, pdiv, sdiv, pll_con3; in samsung_pll0822x_recalc_rate() local
440 pll_con3 = readl_relaxed(pll->con_reg); in samsung_pll0822x_recalc_rate()
441 mdiv = (pll_con3 >> PLL0822X_MDIV_SHIFT) & PLL0822X_MDIV_MASK; in samsung_pll0822x_recalc_rate()
442 pdiv = (pll_con3 >> PLL0822X_PDIV_SHIFT) & PLL0822X_PDIV_MASK; in samsung_pll0822x_recalc_rate()
443 sdiv = (pll_con3 >> PLL0822X_SDIV_SHIFT) & PLL0822X_SDIV_MASK; in samsung_pll0822x_recalc_rate()
456 u32 pll_con3; in samsung_pll0822x_set_rate() local
467 pll_con3 = readl_relaxed(pll->con_reg); in samsung_pll0822x_set_rate()
468 pll_con3 &= ~((PLL0822X_MDIV_MASK << PLL0822X_MDIV_SHIFT) | in samsung_pll0822x_set_rate()
471 pll_con3 |= (rate->mdiv << PLL0822X_MDIV_SHIFT) | in samsung_pll0822x_set_rate()
480 writel_relaxed(pll_con3, pll->con_reg); in samsung_pll0822x_set_rate()
[all …]