Home
last modified time | relevance | path

Searched refs:pll_con1 (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/drivers/clk/exynos/
H A Dclk-pll.c21 unsigned long pll_con1 = readl(con1); in pll145x_get_rate() local
25 mdiv = (pll_con1 >> PLL145X_MDIV_SHIFT) & PLL145X_MDIV_MASK; in pll145x_get_rate()
26 pdiv = (pll_con1 >> PLL145X_PDIV_SHIFT) & PLL145X_PDIV_MASK; in pll145x_get_rate()
27 sdiv = (pll_con1 >> PLL145X_SDIV_SHIFT) & PLL145X_SDIV_MASK; in pll145x_get_rate()
/openbmc/linux/drivers/clk/samsung/
H A Dclk-pll.c327 u32 mdiv, pdiv, sdiv, pll_con0, pll_con1; in samsung_pll36xx_recalc_rate() local
332 pll_con1 = readl_relaxed(pll->con_reg + 4); in samsung_pll36xx_recalc_rate()
336 kdiv = (s16)(pll_con1 & PLL36XX_KDIV_MASK); in samsung_pll36xx_recalc_rate()
346 const struct samsung_pll_rate_table *rate, u32 pll_con0, u32 pll_con1) in samsung_pll36xx_mpk_change() argument
352 old_kdiv = (pll_con1 >> PLL36XX_KDIV_SHIFT) & PLL36XX_KDIV_MASK; in samsung_pll36xx_mpk_change()
362 u32 pll_con0, pll_con1; in samsung_pll36xx_set_rate() local
373 pll_con1 = readl_relaxed(pll->con_reg + 4); in samsung_pll36xx_set_rate()
375 if (!(samsung_pll36xx_mpk_change(rate, pll_con0, pll_con1))) { in samsung_pll36xx_set_rate()
396 pll_con1 &= ~(PLL36XX_KDIV_MASK << PLL36XX_KDIV_SHIFT); in samsung_pll36xx_set_rate()
397 pll_con1 |= rate->kdiv << PLL36XX_KDIV_SHIFT; in samsung_pll36xx_set_rate()
[all …]