Home
last modified time | relevance | path

Searched refs:phys_enc (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_encoder_phys_cmd.c41 static void dpu_encoder_phys_cmd_enable_te(struct dpu_encoder_phys *phys_enc);
43 static bool dpu_encoder_phys_cmd_is_master(struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_cmd_is_master() argument
45 return (phys_enc->split_role != ENC_ROLE_SLAVE); in dpu_encoder_phys_cmd_is_master()
49 struct dpu_encoder_phys *phys_enc) in _dpu_encoder_phys_cmd_update_intf_cfg() argument
52 to_dpu_encoder_phys_cmd(phys_enc); in _dpu_encoder_phys_cmd_update_intf_cfg()
57 ctl = phys_enc->hw_ctl; in _dpu_encoder_phys_cmd_update_intf_cfg()
61 intf_cfg.intf = phys_enc->hw_intf->idx; in _dpu_encoder_phys_cmd_update_intf_cfg()
64 intf_cfg.mode_3d = dpu_encoder_helper_get_3d_blend_mode(phys_enc); in _dpu_encoder_phys_cmd_update_intf_cfg()
65 intf_cfg.dsc = dpu_encoder_helper_get_dsc(phys_enc); in _dpu_encoder_phys_cmd_update_intf_cfg()
69 if (test_bit(DPU_CTL_ACTIVE_CFG, &ctl->caps->features) && phys_enc->hw_intf->ops.bind_pingpong_blk) in _dpu_encoder_phys_cmd_update_intf_cfg()
[all …]
H A Ddpu_encoder_phys_vid.c32 struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_vid_is_master() argument
36 if (phys_enc->split_role != ENC_ROLE_SLAVE) in dpu_encoder_phys_vid_is_master()
43 const struct dpu_encoder_phys *phys_enc, in drm_mode_to_intf_timing_params() argument
91 if (phys_enc->hw_intf->cap->type == INTF_DSI) { in drm_mode_to_intf_timing_params()
97 if (phys_enc->hw_intf->cap->type == INTF_DP) { in drm_mode_to_intf_timing_params()
104 timing->wide_bus_en = dpu_encoder_is_widebus_enabled(phys_enc->parent); in drm_mode_to_intf_timing_params()
105 timing->compression_en = dpu_encoder_is_dsc_enabled(phys_enc->parent); in drm_mode_to_intf_timing_params()
111 if (phys_enc->hw_intf->cap->type == INTF_DP && timing->wide_bus_en) { in drm_mode_to_intf_timing_params()
153 struct dpu_encoder_phys *phys_enc, in programmable_fetch_get_num_lines() argument
157 phys_enc->hw_intf->cap->prog_fetch_lines_worst_case; in programmable_fetch_get_num_lines()
[all …]
H A Ddpu_encoder_phys_wb.c32 static bool dpu_encoder_phys_wb_is_master(struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_wb_is_master() argument
43 struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_wb_set_ot_limit() argument
45 struct dpu_hw_wb *hw_wb = phys_enc->hw_wb; in dpu_encoder_phys_wb_set_ot_limit()
51 ot_params.width = phys_enc->cached_mode.hdisplay; in dpu_encoder_phys_wb_set_ot_limit()
52 ot_params.height = phys_enc->cached_mode.vdisplay; in dpu_encoder_phys_wb_set_ot_limit()
54 ot_params.frame_rate = drm_mode_vrefresh(&phys_enc->cached_mode); in dpu_encoder_phys_wb_set_ot_limit()
59 dpu_vbif_set_ot_limit(phys_enc->dpu_kms, &ot_params); in dpu_encoder_phys_wb_set_ot_limit()
67 struct dpu_encoder_phys *phys_enc) in dpu_encoder_phys_wb_set_qos_remap() argument
72 if (!phys_enc || !phys_enc->parent || !phys_enc->parent->crtc) { in dpu_encoder_phys_wb_set_qos_remap()
77 if (!phys_enc->hw_wb || !phys_enc->hw_wb->caps) { in dpu_encoder_phys_wb_set_qos_remap()
[all …]
H A Ddpu_encoder_phys.h107 int (*wait_for_commit_done)(struct dpu_encoder_phys *phys_enc);
108 int (*wait_for_tx_complete)(struct dpu_encoder_phys *phys_enc);
109 void (*prepare_for_kickoff)(struct dpu_encoder_phys *phys_enc);
110 void (*handle_post_kickoff)(struct dpu_encoder_phys *phys_enc);
111 void (*trigger_start)(struct dpu_encoder_phys *phys_enc);
112 bool (*needs_single_flush)(struct dpu_encoder_phys *phys_enc);
114 void (*prepare_idle_pc)(struct dpu_encoder_phys *phys_enc);
118 void (*prepare_wb_job)(struct dpu_encoder_phys *phys_enc,
120 void (*cleanup_wb_job)(struct dpu_encoder_phys *phys_enc,
122 bool (*is_valid_for_commit)(struct dpu_encoder_phys *phys_enc);
[all …]
H A Ddpu_encoder.c345 void dpu_encoder_helper_report_irq_timeout(struct dpu_encoder_phys *phys_enc, in dpu_encoder_helper_report_irq_timeout() argument
349 DRMID(phys_enc->parent), in dpu_encoder_helper_report_irq_timeout()
350 dpu_encoder_helper_get_intf_type(phys_enc->intf_mode), in dpu_encoder_helper_report_irq_timeout()
351 phys_enc->hw_intf ? phys_enc->hw_intf->idx - INTF_0 : -1, in dpu_encoder_helper_report_irq_timeout()
352 phys_enc->hw_wb ? phys_enc->hw_wb->idx - WB_0 : -1, in dpu_encoder_helper_report_irq_timeout()
353 phys_enc->hw_pp->idx - PINGPONG_0, intr_idx); in dpu_encoder_helper_report_irq_timeout()
355 dpu_encoder_frame_done_callback(phys_enc->parent, phys_enc, in dpu_encoder_helper_report_irq_timeout()
362 int dpu_encoder_helper_wait_for_irq(struct dpu_encoder_phys *phys_enc, in dpu_encoder_helper_wait_for_irq() argument
377 if (phys_enc->enable_state == DPU_ENC_DISABLED) { in dpu_encoder_helper_wait_for_irq()
379 DRMID(phys_enc->parent), func, in dpu_encoder_helper_wait_for_irq()
[all …]