/openbmc/linux/drivers/net/phy/ |
H A D | mediatek-ge-soc.c | 337 phy_modify_mmd(phydev, devad, regnum, in cal_cycle() 362 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_RG_ANA_CAL_RG5, in rext_fill_result() 364 phy_modify_mmd(phydev, MDIO_MMD_VEND2, MTK_PHY_RG_BG_RASEL, in rext_fill_result() 383 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_RG_CR_TX_AMP_OFFSET_A_B, in tx_offset_fill_result() 385 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_RG_CR_TX_AMP_OFFSET_A_B, in tx_offset_fill_result() 387 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_RG_CR_TX_AMP_OFFSET_C_D, in tx_offset_fill_result() 389 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_RG_CR_TX_AMP_OFFSET_C_D, in tx_offset_fill_result() 442 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_TXVLD_DA_RG, in tx_amp_fill_result() 444 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_TXVLD_DA_RG, in tx_amp_fill_result() 446 phy_modify_mmd(phydev, MDIO_MMD_VEND1, MTK_PHY_TX_I2MPB_TEST_MODE_A2, in tx_amp_fill_result() [all …]
|
H A D | marvell-88x2222.c | 121 return phy_modify_mmd(phydev, MDIO_MMD_PCS, in mv2222_set_sgmii_speed() 132 return phy_modify_mmd(phydev, MDIO_MMD_PCS, in mv2222_set_sgmii_speed() 142 return phy_modify_mmd(phydev, MDIO_MMD_PCS, in mv2222_set_sgmii_speed() 294 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, MV_1GBX_ADVERTISE, in mv2222_config_aneg()
|
H A D | dp83867.c | 769 ret = phy_modify_mmd(phydev, DP83867_DEVADDR, in dp83867_config_init() 855 phy_modify_mmd(phydev, DP83867_DEVADDR, DP83867_IO_MUX_CFG, in dp83867_config_init() 866 ret = phy_modify_mmd(phydev, DP83867_DEVADDR, in dp83867_config_init() 877 ret = phy_modify_mmd(phydev, DP83867_DEVADDR, in dp83867_config_init() 928 phy_modify_mmd(phydev, DP83867_DEVADDR, DP83867_IO_MUX_CFG, in dp83867_config_init()
|
H A D | marvell10g.c | 272 return phy_modify_mmd(phydev, MDIO_MMD_VEND2, MV_V2_TEMP_CTRL, in mv3310_hwmon_config() 350 err = phy_modify_mmd(phydev, MDIO_MMD_PCS, unit + MDIO_CTRL1, in mv3310_reset() 411 err = phy_modify_mmd(phydev, MDIO_MMD_PCS, MV_PCS_DSC2, in mv3310_set_downshift() 421 return phy_modify_mmd(phydev, MDIO_MMD_PCS, MV_PCS_DSC1, in mv3310_set_downshift() 616 err = phy_modify_mmd(phydev, MDIO_MMD_PMAPMD, MV_PMA_21X0_PORT_CTRL, in mv2110_set_mactype() 1327 ret = phy_modify_mmd(phydev, MDIO_MMD_VEND2, in mv3110_set_wol()
|
H A D | at803x.c | 471 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, in at803x_set_wol() 484 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, in at803x_set_wol() 893 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, in at803x_probe() 940 return phy_modify_mmd(phydev, MDIO_MMD_PCS, in at803x_smarteee_config() 955 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, AT803X_MMD3_SMARTEEE_CTL1, in at803x_smarteee_config() 960 return phy_modify_mmd(phydev, MDIO_MMD_PCS, AT803X_MMD3_SMARTEEE_CTL3, in at803x_smarteee_config() 972 return phy_modify_mmd(phydev, MDIO_MMD_AN, AT803X_MMD7_CLK25M, in at803x_clk_out_config() 1771 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, QCA808X_PHY_MMD3_ADDR_CLD_CTRL7, in qca808x_config_init()
|
H A D | mxl-gpy.c | 352 phy_modify_mmd(phydev, MDIO_MMD_VEND1, VSPEC1_SGMII_CTRL, in gpy_2500basex_chk() 479 return phy_modify_mmd(phydev, MDIO_MMD_VEND1, VSPEC1_SGMII_CTRL, in gpy_config_aneg() 526 ret = phy_modify_mmd(phydev, MDIO_MMD_VEND1, VSPEC1_SGMII_CTRL, in gpy_update_interface() 544 ret = phy_modify_mmd(phydev, MDIO_MMD_VEND1, VSPEC1_SGMII_CTRL, in gpy_update_interface()
|
H A D | dp83869.c | 628 ret = phy_modify_mmd(phydev, DP83869_DEVADDR, in dp83869_configure_rgmii() 735 ret = phy_modify_mmd(phydev, DP83869_DEVADDR, DP83869_OP_MODE, in dp83869_configure_mode() 818 ret = phy_modify_mmd(phydev, in dp83869_config_init()
|
H A D | marvell-88q2xxx.c | 221 ret = phy_modify_mmd(phydev, MDIO_MMD_PCS, 0xFC5D, 0x00FF, 0x00AC); in mv88q2xxxx_get_sqi()
|
H A D | micrel.c | 1249 ret = phy_modify_mmd(phydev, KSZ9131RN_MMD_COMMON_CTRL_REG, in ksz9131_config_rgmii_delay() 1255 return phy_modify_mmd(phydev, KSZ9131RN_MMD_COMMON_CTRL_REG, in ksz9131_config_rgmii_delay() 3461 phy_modify_mmd(phydev, KSZ9131RN_MMD_COMMON_CTRL_REG, in lan8841_config_init() 3466 phy_modify_mmd(phydev, KSZ9131RN_MMD_COMMON_CTRL_REG, in lan8841_config_init() 3780 phy_modify_mmd(phydev, 2, LAN8841_PTP_INT_EN, in lan8841_ptp_enable_processing() 3790 phy_modify_mmd(phydev, KSZ9131RN_MMD_COMMON_CTRL_REG, in lan8841_ptp_enable_processing() 3800 phy_modify_mmd(phydev, 2, LAN8841_PTP_INT_EN, in lan8841_ptp_enable_processing() 3805 phy_modify_mmd(phydev, KSZ9131RN_MMD_COMMON_CTRL_REG, in lan8841_ptp_enable_processing() 3879 phy_modify_mmd(phydev, 2, LAN8841_PTP_TX_MOD, in lan8841_hwtstamp() 4335 ret = phy_modify_mmd(phydev, 2, LAN8841_PTP_GENERAL_CONFIG, in lan8841_ptp_enable_event() [all …]
|
H A D | microchip_t1s.c | 245 err = phy_modify_mmd(phydev, MDIO_MMD_VEND2, in lan867x_revb1_config_init()
|
H A D | phy-c45.c | 100 return phy_modify_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_PMD_BT1_CTRL, in genphy_c45_pma_baset1_setup_master_slave() 184 ret = phy_modify_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_PMA_PMD_BT1_CTRL, in genphy_c45_pma_setup_forced() 1146 return phy_modify_mmd(phydev, MDIO_MMD_PCS, MDIO_CTRL1, in genphy_c45_loopback()
|
H A D | phy-core.c | 820 int phy_modify_mmd(struct phy_device *phydev, int devad, u32 regnum, in phy_modify_mmd() function 831 EXPORT_SYMBOL_GPL(phy_modify_mmd);
|
H A D | dp83822.c | 404 err = phy_modify_mmd(phydev, DP83822_DEVADDR, MII_DP83822_RCSR, in dp83822_config_init()
|
H A D | adin.c | 468 return phy_modify_mmd(phydev, MDIO_MMD_VEND1, ADIN1300_GE_CLK_CFG_REG, in adin_config_clk_out()
|
H A D | aquantia_main.c | 497 return phy_modify_mmd(phydev, MDIO_MMD_AN, MDIO_AN_VEND_PROV, in aqr107_set_downshift()
|
/openbmc/linux/include/linux/ |
H A D | phy.h | 1388 int phy_modify_mmd(struct phy_device *phydev, int devad, u32 regnum, 1483 return phy_modify_mmd(phydev, devad, regnum, 0, val); in phy_set_bits_mmd() 1497 return phy_modify_mmd(phydev, devad, regnum, val, 0); in phy_clear_bits_mmd()
|