Home
last modified time | relevance | path

Searched refs:pcc (Results 1 – 25 of 57) sorted by relevance

123

/openbmc/linux/drivers/platform/x86/
H A Dpanasonic-laptop.c283 static int acpi_pcc_write_sset(struct pcc_acpi *pcc, int func, int val) in acpi_pcc_write_sset() argument
297 status = acpi_evaluate_object(pcc->handle, METHOD_HKEY_SSET, in acpi_pcc_write_sset()
318 static int acpi_pcc_retrieve_biosdata(struct pcc_acpi *pcc) in acpi_pcc_retrieve_biosdata() argument
325 status = acpi_evaluate_object(pcc->handle, METHOD_HKEY_SINF, NULL, in acpi_pcc_retrieve_biosdata()
339 if (pcc->num_sifr < hkey->package.count) { in acpi_pcc_retrieve_biosdata()
341 pcc->num_sifr, hkey->package.count); in acpi_pcc_retrieve_biosdata()
349 pcc->sinf[i] = element->integer.value; in acpi_pcc_retrieve_biosdata()
353 pcc->sinf[hkey->package.count] = -1; in acpi_pcc_retrieve_biosdata()
369 struct pcc_acpi *pcc = bl_get_data(bd); in bl_get() local
371 if (!acpi_pcc_retrieve_biosdata(pcc)) in bl_get()
[all …]
/openbmc/qemu/target/ppc/
H A Dcpu_init.c2161 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc); variable
2164 pcc->init_proc = init_proc_405;
2165 pcc->check_pow = check_pow_nocheck;
2166 pcc->check_attn = check_attn_none;
2167 pcc->insns_flags = PPC_INSNS_BASE | PPC_STRING | PPC_MFTB |
2174 pcc->msr_mask = (1ull << MSR_WE) |
2184 pcc->mmu_model = POWERPC_MMU_SOFT_4xx;
2185 pcc->excp_model = POWERPC_EXCP_40x;
2186 pcc->bus_model = PPC_FLAGS_INPUT_405;
2187 pcc->bfd_mach = bfd_mach_ppc_403;
[all …]
H A Dcompat.c124 static bool pcc_compat(PowerPCCPUClass *pcc, uint32_t compat_pvr, in pcc_compat() argument
142 if (compat->pvr > pcc->spapr_logical_pvr) { in pcc_compat()
146 if (!(pcc->pcr_supported & compat->pcr_level)) { in pcc_compat()
156 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in ppc_check_compat() local
162 return pcc_compat(pcc, compat_pvr, min_compat_pvr, max_compat_pvr); in ppc_check_compat()
168 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(object_class_by_name(cputype)); in ppc_type_check_compat() local
169 return pcc_compat(pcc, compat_pvr, min_compat_pvr, max_compat_pvr); in ppc_type_check_compat()
176 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in ppc_set_compat() local
204 env->spr[SPR_PCR] = pcr & pcc->pcr_mask; in ppc_set_compat()
H A Dgdbstub.c301 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cs); in gdb_gen_spr_feature() local
327 if (pcc->gdb_spr.xml) { in gdb_gen_spr_feature()
331 gdb_feature_builder_init(&builder, &pcc->gdb_spr, in gdb_gen_spr_feature()
625 void ppc_gdb_init(CPUState *cs, PowerPCCPUClass *pcc) in ppc_gdb_init() argument
627 if (pcc->insns_flags & PPC_FLOAT) { in ppc_gdb_init()
631 if (pcc->insns_flags & PPC_ALTIVEC) { in ppc_gdb_init()
636 if (pcc->insns_flags & PPC_SPE) { in ppc_gdb_init()
640 if (pcc->insns_flags2 & PPC2_VSX) { in ppc_gdb_init()
647 &pcc->gdb_spr, 0); in ppc_gdb_init()
H A Dhelper_regs.c435 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in register_generic_sprs() local
488 pcc->pvr); in register_generic_sprs()
491 if (pcc->svr != POWERPC_SVR_NONE) { in register_generic_sprs()
492 if (pcc->svr & POWERPC_SVR_E500) { in register_generic_sprs()
496 pcc->svr & ~POWERPC_SVR_E500); in register_generic_sprs()
501 pcc->svr); in register_generic_sprs()
H A Dcpu.c97 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in ppc_store_lpcr() local
100 env->spr[SPR_LPCR] = val & pcc->lpcr_mask; in ppc_store_lpcr()
H A Dmachine.c175 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in pvr_match() local
177 if (pvr == pcc->pvr) { in pvr_match()
180 return pcc->pvr_match(pcc, pvr, true); in pvr_match()
H A Dcpu-models.c41 PowerPCCPUClass *pcc = POWERPC_CPU_CLASS(oc); \
43 pcc->pvr = _pvr; \
44 pcc->svr = _svr; \
/openbmc/qemu/hw/ppc/
H A Dpnv_core.c49 PnvChipClass *pcc = PNV_CHIP_GET_CLASS(pc->chip); in pnv_core_cpu_reset() local
70 pcc->intc_reset(pc->chip, cpu); in pnv_core_cpu_reset()
307 PnvChipClass *pcc = PNV_CHIP_GET_CLASS(pc->chip); in pnv_core_cpu_realize() local
313 pcc->intc_create(pc->chip, cpu, &local_err); in pnv_core_cpu_realize()
321 pcc->get_pir_tir(pc->chip, core_hwid, thread_index, &pir, &tir); in pnv_core_cpu_realize()
356 PnvCoreClass *pcc = PNV_CORE_GET_CLASS(pc); in pnv_core_realize() local
397 pnv_xscom_region_init(&pc->xscom_regs, OBJECT(dev), pcc->xscom_ops, in pnv_core_realize()
398 pc, name, pcc->xscom_size); in pnv_core_realize()
415 PnvChipClass *pcc = PNV_CHIP_GET_CLASS(pc->chip); in pnv_core_cpu_unrealize() local
417 pcc->intc_destroy(pc->chip, cpu); in pnv_core_cpu_unrealize()
[all …]
H A Dpnv.c142 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cs); in pnv_dt_core() local
183 if (pcc->l1_dcache_size) { in pnv_dt_core()
185 pcc->l1_dcache_size))); in pnv_dt_core()
189 if (pcc->l1_icache_size) { in pnv_dt_core()
191 pcc->l1_icache_size))); in pnv_dt_core()
270 PnvChipClass *pcc = PNV_CHIP_GET_CLASS(chip); in pnv_dt_icp() local
279 pcc->get_pir_tir(chip, hwid, 0, &pir, NULL); in pnv_dt_icp()
1442 PnvChipClass *pcc = PNV_CHIP_GET_CLASS(obj); in pnv_chip_power8_instance_init() local
1459 chip8->num_phbs = pcc->num_phbs; in pnv_chip_power8_instance_init()
1481 PnvChipClass *pcc = PNV_CHIP_GET_CLASS(chip); in pnv_chip_icp_realize() local
[all …]
H A Dspapr_cpu_core.c33 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in spapr_reset_vcpu() local
62 lpcr &= ~(LPCR_VPM1 | LPCR_ISL | LPCR_KBV | pcc->lpcr_pm); in spapr_reset_vcpu()
90 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in spapr_cpu_set_entry_state() local
100 ppc_store_lpcr(cpu, env->spr[SPR_LPCR] | pcc->lpcr_pm); in spapr_cpu_set_entry_state()
H A Dspapr_rtas.c210 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in rtas_stop_self() local
219 ppc_store_lpcr(cpu, env->spr[SPR_LPCR] & ~pcc->lpcr_pm); in rtas_stop_self()
273 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in rtas_ibm_get_system_parameter() local
290 if (pcc->n_host_threads > 0) { in rtas_ibm_get_system_parameter()
298 pcc->n_host_threads); in rtas_ibm_get_system_parameter()
H A Dppc.c757 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in _cpu_ppc_load_decr() local
758 return sextract64(decr, 0, pcc->lrg_decr_bits); in _cpu_ppc_load_decr()
775 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in _cpu_ppc_load_hdecr() local
785 if (pcc->lrg_decr_bits > 32) { in _cpu_ppc_load_hdecr()
786 return sextract64(hdecr, 0, pcc->lrg_decr_bits); in _cpu_ppc_load_hdecr()
909 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in cpu_ppc_store_decr() local
920 nr_bits = pcc->lrg_decr_bits; in cpu_ppc_store_decr()
953 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in cpu_ppc_store_hdecr() local
959 _cpu_ppc_store_hdecr(cpu, now, hdecr, value, pcc->lrg_decr_bits); in cpu_ppc_store_hdecr()
H A Dspapr_caps.c539 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in cap_large_decr_apply() local
559 } else if (pcc->lrg_decr_bits != kvm_nr_bits) { in cap_large_decr_apply()
562 kvm_nr_bits, pcc->lrg_decr_bits); in cap_large_decr_apply()
677 PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu); in cap_ail_mode_3_apply() local
685 if (!(pcc->insns_flags2 & PPC2_ISA207S)) { in cap_ail_mode_3_apply()
/openbmc/qemu/target/s390x/
H A Dcpu_features_def.h.inc316 DEF_FEAT(PCC_CMAC_DEA, "pcc-cmac-dea", PCC, 1, "PCC Compute-Last-Block-CMAC-Using-DEA")
317 DEF_FEAT(PCC_CMAC_TDEA_128, "pcc-cmac-tdea-128", PCC, 2, "PCC Compute-Last-Block-CMAC-Using-TDEA-12…
318 DEF_FEAT(PCC_CMAC_TDEA_192, "pcc-cmac-tdea-192", PCC, 3, "PCC Compute-Last-Block-CMAC-Using-TDEA-19…
319 DEF_FEAT(PCC_CMAC_ETDEA_128, "pcc-cmac-edea", PCC, 9, "PCC Compute-Last-Block-CMAC-Using-Encrypted-…
320 DEF_FEAT(PCC_CMAC_ETDEA_192, "pcc-cmac-etdea-128", PCC, 10, "PCC Compute-Last-Block-CMAC-Using-Encr…
321 DEF_FEAT(PCC_CMAC_TDEA, "pcc-cmac-etdea-192", PCC, 11, "PCC Compute-Last-Block-CMAC-Using-Encrypted…
322 DEF_FEAT(PCC_CMAC_AES_128, "pcc-cmac-aes-128", PCC, 18, "PCC Compute-Last-Block-CMAC-Using-AES-128")
323 DEF_FEAT(PCC_CMAC_AES_192, "pcc-cmac-aes-192", PCC, 19, "PCC Compute-Last-Block-CMAC-Using-AES-192")
324 DEF_FEAT(PCC_CMAC_AES_256, "pcc-cmac-aes-256", PCC, 20, "PCC Compute-Last-Block-CMAC-Using-AES-256")
325 DEF_FEAT(PCC_CMAC_EAES_128, "pcc-cmac-eaes-128", PCC, 26, "PCC Compute-Last-Block-CMAC-Using-Encryp…
[all …]
/openbmc/u-boot/drivers/pci/
H A Dpcie_imx.c662 static struct pci_controller pcc; in imx_pcie_init() local
663 struct pci_controller *hose = &pcc; in imx_pcie_init()
666 memset(&pcc, 0, sizeof(pcc)); in imx_pcie_init()
/openbmc/u-boot/arch/arm/mach-imx/mx7ulp/
H A DMakefile6 obj-y := soc.o clock.o iomux.o pcc.o scg.o
/openbmc/openbmc/meta-facebook/meta-harma/recipes-phosphor/host/
H A Dphosphor-host-postd_%.bbappend5 SNOOP_DEVICE = "aspeed-lpc-pcc"
/openbmc/linux/kernel/bpf/
H A Dmemalloc.c499 struct bpf_mem_caches *cc, __percpu *pcc; in bpf_mem_alloc_init() local
539 pcc = __alloc_percpu_gfp(sizeof(*cc), 8, GFP_KERNEL); in bpf_mem_alloc_init()
540 if (!pcc) in bpf_mem_alloc_init()
546 cc = per_cpu_ptr(pcc, cpu); in bpf_mem_alloc_init()
558 ma->caches = pcc; in bpf_mem_alloc_init()
/openbmc/linux/drivers/mailbox/
H A DMakefile24 obj-$(CONFIG_PCC) += pcc.o
/openbmc/linux/arch/alpha/boot/
H A Dbootp.c79 pcb_va->pcc = 0; in pal_init()
H A Dmain.c73 pcb_va->pcc = 0; in pal_init()
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_dspp.c36 base = ctx->cap->sblk->pcc.base; in dpu_setup_dspp_pcc()
/openbmc/linux/Documentation/admin-guide/pm/
H A Dcpufreq_drivers.rst80 ``pcc-cpufreq``
86 * pcc-cpufreq.txt - PCC interface documentation
117 The PCC driver (pcc-cpufreq) allows OSPM to take advantage of the PCC
200 pcc-cpufreq: (v1.00.00) driver loaded with frequency limits: 1600 MHz, 2933
/openbmc/linux/arch/alpha/include/asm/
H A Dhwrpb.h82 unsigned int pcc; member

123