Home
last modified time | relevance | path

Searched refs:num_se (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega10_powertune.c887 uint32_t num_se = 0, count, data; in vega10_enable_cac_driving_se_didt_config() local
889 num_se = adev->gfx.config.max_shader_engines; in vega10_enable_cac_driving_se_didt_config()
894 for (count = 0; count < num_se; count++) { in vega10_enable_cac_driving_se_didt_config()
938 uint32_t num_se = 0, count, data; in vega10_enable_psm_gc_didt_config() local
940 num_se = adev->gfx.config.max_shader_engines; in vega10_enable_psm_gc_didt_config()
945 for (count = 0; count < num_se; count++) { in vega10_enable_psm_gc_didt_config()
999 uint32_t num_se = 0, count, data; in vega10_enable_se_edc_config() local
1001 num_se = adev->gfx.config.max_shader_engines; in vega10_enable_se_edc_config()
1006 for (count = 0; count < num_se; count++) { in vega10_enable_se_edc_config()
1046 uint32_t num_se = 0; in vega10_enable_psm_gc_edc_config() local
[all …]
H A Dsmu7_powertune.c961 uint32_t num_se = 0; in smu7_enable_didt_config() local
966 num_se = adev->gfx.config.max_shader_engines; in smu7_enable_didt_config()
977 for (count = 0; count < num_se; count++) { in smu7_enable_didt_config()
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v6_0.c1364 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v6_0_write_harvested_raster_configs() local
1365 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v6_0_write_harvested_raster_configs()
1366 unsigned rb_per_se = num_rb / num_se; in gfx_v6_0_write_harvested_raster_configs()
1375 WARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4)); in gfx_v6_0_write_harvested_raster_configs()
1379 for (se = 0; se < num_se; se++) { in gfx_v6_0_write_harvested_raster_configs()
1385 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v6_0_write_harvested_raster_configs()
H A Dgfx_v7_0.c1640 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v7_0_write_harvested_raster_configs() local
1641 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v7_0_write_harvested_raster_configs()
1642 unsigned rb_per_se = num_rb / num_se; in gfx_v7_0_write_harvested_raster_configs()
1651 WARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4)); in gfx_v7_0_write_harvested_raster_configs()
1655 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || in gfx_v7_0_write_harvested_raster_configs()
1668 for (se = 0; se < num_se; se++) { in gfx_v7_0_write_harvested_raster_configs()
1674 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v7_0_write_harvested_raster_configs()
H A Damdgpu_gfx.h182 uint8_t num_se; member
H A Dgfx_v8_0.c3489 unsigned num_se = max_t(unsigned, adev->gfx.config.max_shader_engines, 1); in gfx_v8_0_write_harvested_raster_configs() local
3490 unsigned rb_per_pkr = min_t(unsigned, num_rb / num_se / sh_per_se, 2); in gfx_v8_0_write_harvested_raster_configs()
3491 unsigned rb_per_se = num_rb / num_se; in gfx_v8_0_write_harvested_raster_configs()
3500 WARN_ON(!(num_se == 1 || num_se == 2 || num_se == 4)); in gfx_v8_0_write_harvested_raster_configs()
3504 if ((num_se > 2) && ((!se_mask[0] && !se_mask[1]) || in gfx_v8_0_write_harvested_raster_configs()
3517 for (se = 0; se < num_se; se++) { in gfx_v8_0_write_harvested_raster_configs()
3523 if ((num_se > 1) && (!se_mask[idx] || !se_mask[idx + 1])) { in gfx_v8_0_write_harvested_raster_configs()
H A Damdgpu_display.c814 rb = ilog2(adev->gfx.config.gb_addr_config_fields.num_se) + in convert_tiling_flags_to_modifier()
817 ilog2(adev->gfx.config.gb_addr_config_fields.num_se)); in convert_tiling_flags_to_modifier()
H A Dgfx_v9_4_3.c725 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in gfx_v9_4_3_gpu_early_init()
H A Dgfx_v11_0.c4239 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in get_gb_addr_config()
H A Dgfx_v9_0.c1955 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in gfx_v9_0_gpu_early_init()
H A Dgfx_v10_0.c4413 adev->gfx.config.gb_addr_config_fields.num_se = 1 << in gfx_v10_0_gpu_early_init()
/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_plane.c224 adev->gfx.config.gb_addr_config_fields.num_se; in fill_gfx9_tiling_info_from_device()
408 ilog2(adev->gfx.config.gb_addr_config_fields.num_se)); in add_gfx9_modifiers()
411 int rb = ilog2(adev->gfx.config.gb_addr_config_fields.num_se) + in add_gfx9_modifiers()
/openbmc/linux/drivers/iio/adc/
H A Dstm32-adc.c2041 int num_se = nchans - num_diff; in stm32_adc_legacy_chan_init() local
2068 if (num_se > 0) { in stm32_adc_legacy_chan_init()
2069 ret = device_property_read_u32_array(dev, "st,adc-channels", chans, num_se); in stm32_adc_legacy_chan_init()
2075 for (c = 0; c < num_se; c++) { in stm32_adc_legacy_chan_init()