| /openbmc/linux/drivers/clk/qcom/ |
| H A D | lpass-gfm-sm8250.c | 30 unsigned int mux_mask; member
42 return readl(clk->gfm_mux) & clk->mux_mask; in clk_gfm_get_parent()
53 val |= clk->mux_mask; in clk_gfm_set_parent()
55 val &= ~clk->mux_mask; in clk_gfm_set_parent()
71 .mux_mask = BIT(0),
91 .mux_mask = BIT(0),
111 .mux_mask = BIT(0),
131 .mux_mask = BIT(0),
151 .mux_mask = BIT(0),
171 .mux_mask = BIT(0),
|
| /openbmc/linux/drivers/clk/samsung/ |
| H A D | clk-exynos-clkout.c | 40 u32 mux_mask; member
44 .mux_mask = EXYNOS4_CLKOUT_MUX_MASK,
48 .mux_mask = EXYNOS5_CLKOUT_MUX_MASK,
84 static int exynos_clkout_match_parent_dev(struct device *dev, u32 *mux_mask) in exynos_clkout_match_parent_dev() argument
101 *mux_mask = variant->mux_mask; in exynos_clkout_match_parent_dev()
112 u32 mux_mask; in exynos_clkout_probe() local
120 ret = exynos_clkout_match_parent_dev(&pdev->dev, &mux_mask); in exynos_clkout_probe()
167 clkout->mux.mask = mux_mask; in exynos_clkout_probe()
|
| /openbmc/u-boot/drivers/pinctrl/nxp/ |
| H A D | pinctrl-imx.c | 27 u32 mux_shift = info->mux_mask ? ffs(info->mux_mask) - 1 : 0; in imx_pinctrl_set_state()
111 info->mux_mask, in imx_pinctrl_set_state()
175 ~info->mux_mask, in imx_pinctrl_set_state()
228 info->mux_mask = fdtdec_get_int(gd->fdt_blob, node, "fsl,mux_mask", 0); in imx_pinctrl_probe()
|
| H A D | pinctrl-imx.h | 19 unsigned int mux_mask; member
|
| /openbmc/u-boot/drivers/clk/mediatek/ |
| H A D | clk-mtk.h | 106 u32 mux_mask; member
118 .mux_mask = BIT(_width) - 1, \
133 .mux_mask = BIT(_width) - 1, \
|
| H A D | clk-mtk.c | 72 val &= ~(mux->mux_mask << mux->mux_shift); in mtk_clk_mux_set_parent()
297 index &= mux->mux_mask << mux->mux_shift; in mtk_topckgen_get_mux_rate()
|
| /openbmc/linux/arch/arm/mach-pxa/ |
| H A D | mfp-pxa2xx.c | 46 unsigned int mux_mask; /* bit mask of muxed gpio bits, 0 if no mux */ member
198 mux_taken = (PWER & d->mux_mask) & (~d->mask); in gpio_set_wake()
204 PWER = (PWER & ~d->mux_mask) | d->mask; in gpio_set_wake()
293 gpio_desc[(gpio)].mux_mask = PWER_ ## mux ## _MASK; \
|
| /openbmc/linux/drivers/pinctrl/freescale/ |
| H A D | pinctrl-imx.h | 91 unsigned int mux_mask; member
|
| H A D | pinctrl-imx.c | 186 reg &= ~info->mux_mask; in imx_pmx_set_one_pin_mmio()
311 *config &= ~info->mux_mask; in imx_pinconf_get_mmio()
350 reg &= info->mux_mask; in imx_pinconf_set_mmio()
|
| H A D | pinctrl-imx8ulp.c | 247 .mux_mask = BM_MUX_MODE,
|
| H A D | pinctrl-imx7ulp.c | 288 .mux_mask = BM_MUX_MODE,
|
| H A D | pinctrl-vf610.c | 321 .mux_mask = 0x700000,
|
| /openbmc/linux/drivers/pinctrl/ |
| H A D | pinctrl-pistachio.c | 91 int mux_mask; member
646 .mux_mask = -1, \
660 .mux_mask = -1, \
674 .mux_mask = _mask, \
966 val &= ~(pg->mux_mask << pg->mux_shift); in pistachio_pinmux_enable()
|
| H A D | pinctrl-at91.c | 221 uint32_t *mux_mask; member
822 if (!(info->mux_mask[pin->bank * info->nmux + mux] & 1 << pin->pin)) { in pin_check_config()
1182 info->mux_mask = devm_kcalloc(info->dev, size, sizeof(u32), in at91_pinctrl_mux_mask()
1184 if (!info->mux_mask) in at91_pinctrl_mux_mask()
1188 info->mux_mask, size); in at91_pinctrl_mux_mask()
1327 tmp = info->mux_mask; in at91_pinctrl_probe_dt()
|
| H A D | pinctrl-zynq.c | 73 u32 mux_mask; member
771 .mux_mask = mask, \
912 reg &= ~func->mux_mask; in zynq_pinmux_set_mux()
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | vf.dtsi | 95 fsl,mux_mask = <0x700000>;
|
| H A D | imx7ulp.dtsi | 496 fsl,mux_mask = <0xf00>;
503 fsl,mux_mask = <0xf00>;
|
| /openbmc/linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imxrt1050.dtsi | 43 fsl,mux_mask = <0x7>;
|