Home
last modified time | relevance | path

Searched refs:mmUVD_JRBC_RB_CNTL (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v1_0.c82 reg = SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_RB_CNTL); in jpeg_v1_0_decode_ring_set_patch_ring()
94 reg = SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_RB_CNTL); in jpeg_v1_0_decode_ring_set_patch_ring()
127 reg = SOC15_REG_OFFSET(JPEG, 0, mmUVD_JRBC_RB_CNTL); in jpeg_v1_0_decode_ring_set_patch_ring()
537 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, UVD_JRBC_RB_CNTL__RB_NO_FETCH_MASK | in jpeg_v1_0_start()
543 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, UVD_JRBC_RB_CNTL__RB_RPTR_WR_EN_MASK); in jpeg_v1_0_start()
H A Djpeg_v3_0.c364 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L)); in jpeg_v3_0_start()
371 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, 0x00000002L); in jpeg_v3_0_start()
H A Djpeg_v2_5.c357 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L)); in jpeg_v2_5_start()
364 WREG32_SOC15(JPEG, i, mmUVD_JRBC_RB_CNTL, 0x00000002L); in jpeg_v2_5_start()
H A Djpeg_v2_0.c342 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L)); in jpeg_v2_0_start()
349 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, 0x00000002L); in jpeg_v2_0_start()
H A Dvcn_v1_0.c1309 WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, in vcn_v1_0_pause_dpg_mode()
1318 WREG32_SOC15(UVD, 0, mmUVD_JRBC_RB_CNTL, in vcn_v1_0_pause_dpg_mode()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h264 #define mmUVD_JRBC_RB_CNTL … macro
H A Dvcn_2_5_offset.h139 #define mmUVD_JRBC_RB_CNTL … macro
H A Dvcn_2_0_0_offset.h124 #define mmUVD_JRBC_RB_CNTL … macro
H A Dvcn_3_0_0_offset.h337 #define mmUVD_JRBC_RB_CNTL … macro