Home
last modified time | relevance | path

Searched refs:mmSPI_WCL_PIPE_PERCENT_CS1 (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_d.h1430 #define mmSPI_WCL_PIPE_PERCENT_CS1 0x31ca macro
H A Dgfx_7_0_d.h1413 #define mmSPI_WCL_PIPE_PERCENT_CS1 0x31ca macro
H A Dgfx_8_1_d.h1577 #define mmSPI_WCL_PIPE_PERCENT_CS1 0x31ca macro
H A Dgfx_8_0_d.h1609 #define mmSPI_WCL_PIPE_PERCENT_CS1 0x31ca macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2701 #define mmSPI_WCL_PIPE_PERCENT_CS1 macro
H A Dgc_9_1_offset.h2945 #define mmSPI_WCL_PIPE_PERCENT_CS1 macro
H A Dgc_9_2_1_offset.h2887 #define mmSPI_WCL_PIPE_PERCENT_CS1 macro
H A Dgc_10_1_0_offset.h5183 #define mmSPI_WCL_PIPE_PERCENT_CS1 macro
H A Dgc_10_3_0_offset.h4850 #define mmSPI_WCL_PIPE_PERCENT_CS1 macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v8_0.c6830 wcl_cs_reg = mmSPI_WCL_PIPE_PERCENT_CS1; in gfx_v8_0_emit_wave_limit_cs()
H A Dgfx_v9_0.c6810 wcl_cs_reg = SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_CS1); in gfx_v9_0_emit_wave_limit_cs()